IEICE Technical Committee Submission System
Download Link
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

PDF Download Link
Presentation 2017-02-24 11:50
A New Computing A New Computing Architecture Using Ising Spin Model Implemented on FPGA for Solving Combinatorial Optimization ProblemsArchitecture by Ising Spin Model for Solving Combinatorial Optimization Problems Implemented on FPGA
Yusuke Kihara, Mitsuki Ito, Takanari Saito, Masayuki Shiomura, Shotaro Sakai, Jun-ichi Shirakashi (Tokyo Univ. of Agr. & Tech.)
PDF Download Link ED2016-134 SDM2016-151 Link to ES Tech. Rep. Archives: ED2016-134 SDM2016-151
Copyright and reproduction All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan