PDF Download Link |
Presentation |
2015-12-14 16:00
Operation verification of neural network using a simplified element by FPGA Nao Nakamura, Ryuhei Morita, Yuki Koga, Hiroki Nakanishi, Sumio Sugisaki, Tomoharu Yokoyama, Koki Watada, Tokiyoshi Matsuda, Mutsumi Kimura (Ryukoku Univ.) |
PDF Download Link |
EID2015-23 SDM2015-106 Link to ES Tech. Rep. Archives: EID2015-23 SDM2015-106 |
Copyright and reproduction |
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034) |
|