| IEICE Technical Committee Submission System Download Link |
Online Proceedings [Sign in] Tech. Rep. Archives |
| Go Top Page | Go Previous | [Japanese] / [English] |
| PDF Download Link | ||
| Presentation | 2014-07-03 11:05 Implementation of FPGA Section for Anomaly Detection Acceleration by HW/SW Cooperation Shun Yanase, Hajime Shimada, Yukiko Yamaguchi, Hiroki Takakura (Nagoya Univ.) |
|
| PDF Download Link |  ISEC2014-16 SITE2014-11 ICSS2014-20 EMM2014-16 |
|
| Copyright and reproduction | All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034) | |
[Return to Top Page]