IEICE Technical Committee Submission System
Download Link
Online Proceedings
[Sign in]
Tech. Rep. Archives
 Go Top Page Go Previous   [Japanese] / [English] 

PDF Download Link
Presentation 2008-01-31 11:40
Half adder operation using 2-output single-electron device composed of a Si nanodot array
Takuya Kaizawa, Mingyu Jo, Masashi Arita (Hokkaido Univ.), Akira Fujiwara, Kenji Yamazaki, Yukinori Ono (NTT), Hiroshi Inokawa (HShizuoka Univ.), Yasuo Takahashi (Hokkaido Univ.)
PDF Download Link ED2007-250 SDM2007-261 Link to ES Tech. Rep. Archives: ED2007-250 SDM2007-261
Copyright and reproduction All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan