Information and Systems-Reconfigurable Systems(Date:2009/11/26)

Presentation
表紙

,  

[Date]2009/11/26
[Paper #]
目次

,  

[Date]2009/11/26
[Paper #]
A Case Study of Error Correction Technique for SRAM-based FPGA using the Partial Reconfiguration

Noritaka KAI,  Yoshiaki TSUTSUMI,  Motoki AMAGASAKI,  Morihiro KUGA,  Toshinori SUEYOSHI,  

[Date]2009/11/26
[Paper #]RECONF2009-41
An inversion/non-inversion dynamic optical reconfiguration architecture using a MEMS

Daisaku SETO,  Minoru WATANABE,  

[Date]2009/11/26
[Paper #]RECONF2009-42
Optical buffering technique under space radiation environment

Mao NAKAJIMA,  Minoru WATANABE,  

[Date]2009/11/26
[Paper #]RECONF2009-43
Evaluation of circuit proliferation method that uses concept of pressure in PCA

Yuta ARAKI,  Yuichiro SHIBATA,  Tsuyoshi HAMADA,  Tomonari MASADA,  Kiyoshi OGURI,  

[Date]2009/11/26
[Paper #]RECONF2009-44
A Virus Scanning Engine Using a Parallel Sieve Method and the MPU

Hiroki NAKAHARA,  Tsutomu SASAO,  Munehiro MATSUURA,  Yoshifumi KAWAMURA,  

[Date]2009/11/26
[Paper #]RECONF2009-45
Development of Standard Evaluation Environment for Side-channel Attacks and Countermeasures

Toshihiro KATASHITA,  Yohei HORI,  Akashi SATOH,  

[Date]2009/11/26
[Paper #]RECONF2009-46
Evaluation of CryptMT steam cipher implemented on FPGA

Naoko YAMADA,  Atsunori SAKURAI,  Keisuke IWAI,  Takakazu KUROKAWA,  Hideharu AMANO,  

[Date]2009/11/26
[Paper #]RECONF2009-47
FLOPS2D

Naoyuki FUJITA,  

[Date]2009/11/26
[Paper #]RECONF2009-48
A Study of two input LUT array type programmable logic architecture for cryptographic processing

Ai NAKANISHI,  Kouta ISHIBASHI,  Yuuichirou KUROKAWA,  Takeshi FUJINO,  

[Date]2009/11/26
[Paper #]RECONF2009-49
Selection Technique of Pipeline Parameters for FLOPS-2D:Multi-FPGA System Environment

Hirokazu MORISHITA,  Kenta INAKAGATA,  Yasunori OSANA,  Naoyuki FUJITA,  Hideharu AMANO,  

[Date]2009/11/26
[Paper #]RECONF2009-50
A Project on Dynamically Reconfigurable Processors: MuCCRA : Design environment, Low Power design and 3D wireless interconnect

Hideharu AMANO,  

[Date]2009/11/26
[Paper #]RECONF2009-51
An Optimal Algorithm for 3-adress QDD Machine Code

Taisuke FUKUYAMA,  Tsutomu SASAO,  Munehiro MATSUURA,  

[Date]2009/11/26
[Paper #]RECONF2009-52
Implementation of core functions of a H264 encoder on STP-engine

Yoshihiro TAKAMATSU,  Hideharu AMANO,  Takao TOI,  

[Date]2009/11/26
[Paper #]RECONF2009-53
複写される方へ

,  

[Date]2009/11/26
[Paper #]
奥付

,  

[Date]2009/11/26
[Paper #]