Information and Systems-Computer Systems(Date:2010/11/23)

Presentation
表紙

,  

[Date]2010/11/23
[Paper #]
目次

,  

[Date]2010/11/23
[Paper #]
A case study of the effective value range analysis for Behavioral synthesis

Kenji TOMONAGA,  Morihiro KUGA,  Toshinori SUEYOSHI,  

[Date]2010/11/23
[Paper #]CPSY2010-32
Examination of the virtual wiring for an ASIC emulator using high-speed serial communication

Toshio YABUTA,  Yoshihiro ICHINOMIYA,  Morihiro KUGA,  Toshinori SUEYOSHI,  

[Date]2010/11/23
[Paper #]CPSY2010-33
A Router Architecture for Priority-Aware On-Chip Networks

Takuma KOGO,  Nobuyuki YAMASAKI,  

[Date]2010/11/23
[Paper #]CPSY2010-34
A discussion on calculating eigenvalues of real symmetric tridiagonal matrices on a GPU

Kohei MATSUNOBU,  Keisuke DOHI,  Yuichiro SHIBATA,  Kiyoshi OGURI,  

[Date]2010/11/23
[Paper #]CPSY2010-35
A Study of Comparison between In-order and Out-of-order Processor for Many-core Processor Era

Takefumi MIYOSHI,  Hidetsugu IRIE,  Yuki MATSUMURA,  Tsutomu YOSHINAGA,  

[Date]2010/11/23
[Paper #]CPSY2010-36
Preliminary Evaluation of Automatic Thread-Level Parallelization using Binary-Level Variable Analysis

Takashi SHIROTO,  Kanemitsu OOTSU,  Takashi YOKOTA,  Takanobu BABA,  

[Date]2010/11/23
[Paper #]CPSY2010-37
Reliable Digital Signal Transmission Methodology : Its Application to the High Speed Bass Line

Shohei Akita,  Hiroki Shimada,  Masami Ishiguro,  Noriyuki Aibe,  Moritoshi Yasunaga,  Ikuo Yoshihara,  

[Date]2010/11/23
[Paper #]CPSY2010-38
複写される方へ

,  

[Date]2010/11/23
[Paper #]
奥付

,  

[Date]2010/11/23
[Paper #]
裏表紙

,  

[Date]2010/11/23
[Paper #]