Information and Systems-Computer Systems(Date:2007/10/18)

Presentation
表紙

,  

[Date]2007/10/18
[Paper #]
目次

,  

[Date]2007/10/18
[Paper #]
The application of the massively parallel processor based on the matrix architecture

Katsuya MIZUMOTO,  Hiroyuki YAMASAKI,  Hideyuki NODA,  Tetsushi TANIZAKI,  Takayuki GYOHTEN,  Masami NAKAJIMA,  Motoki HIGASHIDA,  Yoshihiro OKUNO,  Kazutami ARIMOTO,  

[Date]2007/10/18
[Paper #]CPSY2007-24
The program development method of the massively parallel processor based on the matrix architecture

Hiroyuki YAMASAKI,  Katsuya MIZUMOTO,  Hideyuki NODA,  Tetsu NISHIJIMA,  Kanako YOSHIDA,  Takeaki SUGIMURA,  Takashi KURAFUJI,  Osamu YAMAMOTO,  Yoshihiro OKUNO,  Kazutami ARIMOTO,  

[Date]2007/10/18
[Paper #]CPSY2007-25
An Implementation and evaluation of Ant Colony Optimization for massively parallel SIMD processor MX Core

Mitsutaka NAKANO,  Masahiro IIDA,  Toshinori SUEYOSHI,  

[Date]2007/10/18
[Paper #]CPSY2007-26
Acceleration of Multimedia Data Processing with CAM-Enhanced Massive-Parallel SIMD Matrix Processor

Takeshi KUMAKI,  Masakatsu ISHIZAKI,  Masaharu TAGAMI,  Tetsushi KOIDE,  Hans JURGEN MATTAUSCH,  Takayuki GYOHTEN,  Hideyuki NODA,  Yasuto KURODA,  Katsumi DOSAKA,  Kazutami ARIMOTO,  Kazunori SAITO,  

[Date]2007/10/18
[Paper #]CPSY2007-27
Acceleration of AES Encryption with CAM-Enhanced Massive-Parallel SIMD Matrix Processor

Masakatsu ISHIZAKI,  Takeshi KUMAKI,  Masaharu TAGAMI,  Tetsushi KOIDE,  Hans JURGEN MATTAUSCH,  Takayuki GYOHTEN,  Hideyuki NODA,  Yoshihiro OKUNO,  Kazutami ARIMOTO,  

[Date]2007/10/18
[Paper #]CPSY2007-28
Utilization of an FPGA based network device In very high-speed internet communications

Kei Hiraki,  Yutaka Sugawara,  Takeshi Yoshino,  Mary Inaba,  

[Date]2007/10/18
[Paper #]CPSY2007-29
An examination of hardware acceleration in FPGA placement based on SA

Yoshio SONOKAWA,  Yuji ARIUCHI,  Morihiro KUGA,  Toshinori SUEYOSHI,  

[Date]2007/10/18
[Paper #]CPSY2007-30
Performance, Power, and Dependability Trade-off on Multiple Clusterd Core Processors

Toshinori SATO,  Toshimasa FUNAKI,  

[Date]2007/10/18
[Paper #]CPSY2007-31
PSI-NSIM : A Parallel Interconnection Network Simulator for Performance Analysis of Large-scale Parallel Systems

Hidetomo SHIBAMURA,  Ryutaro SUSUKITA,  Hiroaki HONDA,  Yuichi INADOMI,  Yunqing YU,  Koji INOUE,  Mutsumi AOYAGI,  

[Date]2007/10/18
[Paper #]CPSY2007-32
A Routing Performance Evaluation for Stationary End Nodes in Ad Hoc Networks

Takuo NAKASHIMA,  Toshinori SUEYOSHI,  

[Date]2007/10/18
[Paper #]CPSY2007-33
Kernel Protection Mechanism of Dynamic Running Mode Switch of Application Program for AnT

Tadato NISHINA,  Masanori UMEMOTO,  Hideo TANIGUCHI,  Kazutoshi YOKOYAMA,  

[Date]2007/10/18
[Paper #]CPSY2007-34
複写される方へ

,  

[Date]2007/10/18
[Paper #]
Notice for Photocopying

,  

[Date]2007/10/18
[Paper #]
奥付

,  

[Date]2007/10/18
[Paper #]