Information and Systems-Computer Systems(Date:2006/03/09)

Presentation
表紙

,  

[Date]2006/3/9
[Paper #]
目次

,  

[Date]2006/3/9
[Paper #]
Evaluation of Embedded Chip Multi-Processors using Parallelized MiBench Suits

Yasuki TANABE,  Masato SUMIYOSI,  Hideharu AMANO,  

[Date]2006/3/9
[Paper #]CPSY2005-64,DC2005-84
Instruction Set Evaluation with Register Constraint for Application Specific Processor Design

Masayuki MASUDA,  Kazuhit ITO,  

[Date]2006/3/9
[Paper #]CPSY2005-65,DC2005-85
SpecC Program Checker Using System Dependence Graph

Shunsuke SASAKI,  Tasuku NISHIHARA,  Daisuke ANDO,  Masahiro FUJITA,  

[Date]2006/3/9
[Paper #]CPSY2005-66,DC2005-86
Local Slack Predictor Focusing on Dynamic Behavior of Instructions

Ryotaro KOBAYASHI,  Hisahiro HAYASHI,  Toshio SHIMADA,  

[Date]2006/3/9
[Paper #]CPSY2005-67,DC2005-87
A Real-Time Scheduling Mechanism that Exploits Skips on RMT Processors

Kenji FUNAOKA,  Shinpei KATO,  Hidenori KOBAYASHI,  Nobuyuki YAMASAKI,  

[Date]2006/3/9
[Paper #]CPSY2005-68,DC2005-88
Design and Implementation of Real-Time Scheduler with Expandability and Low Overhead for RMT Processor

Shinpei KATO,  Hidenori KOBAYASHI,  Nobuyuki YAMASAKI,  

[Date]2006/3/9
[Paper #]CPSY2005-69,DC2005-89
Implementation and Evaluation of Ethernet Priority and Flow-control mechanism on Linux Kernel

Takeshi HORI,  Kenji TODA,  

[Date]2006/3/9
[Paper #]CPSY2005-70,DC2005-90
Response Time Analysis for Messages in Dynamic Segment of FlexRay

Yasuaki MURAKAMI,  Naohiko MURAKAMI,  Hiroyuki TOMIYAMA,  Hiroaki TAKADA,  

[Date]2006/3/9
[Paper #]CPSY2005-71,DC2005-91
Verification of Experimental Evaluation System for Network Filtering Systems

Toshihiro Katashita,  Kazumi Sakamaki,  Takeshi Inui,  Nagoya Mitsugu /,  Yasunori Terashima,  Kenji Toda,  

[Date]2006/3/9
[Paper #]CPSY2005-72,DC2005-92
A Clock Tree Construction Method Under Delay Variations

Masayuki IGUCHI,  Atsushi TAKAHASHI,  

[Date]2006/3/9
[Paper #]CPSY2005-73,DC2005-93
A Study of the Execution Path Number and the Accuracy of Path-Based Statistical Timing Analysis

Katsumi HOMMA,  Toshiyuki SHIBUYA,  Izumi NITTA,  Hidetoshi MATSUOKA,  

[Date]2006/3/9
[Paper #]CPSY2005-74,DC2005-94
Protocol Wrapper Generation from Statement Based Specification

Yuji ISHIKAWA,  Shota WATANABE,  Kenshu SETO,  Masahiro FUJITA,  

[Date]2006/3/9
[Paper #]CPSY2005-75,DC2005-95
Application of Object-Oriented techniques to system-level design of embedded systems

Ken MATSUI,  Satoshi KOMATSU,  Masahiro FUJITA,  

[Date]2006/3/9
[Paper #]CPSY2005-76,DC2005-96
複写される方へ

,  

[Date]2006/3/9
[Paper #]
奥付

,  

[Date]2006/3/9
[Paper #]