Information and Systems-Computer Systems(Date:2006/01/11)

Presentation
表紙

,  

[Date]2006/1/11
[Paper #]
目次

,  

[Date]2006/1/11
[Paper #]
正誤表

,  

[Date]2006/1/11
[Paper #]
Optimization of Body Bias Voltage Set for Threshold Voltage Control in Flex Power FPGA

Takashi KAWANAMI,  Masakazu HIOKI,  Yohei MATSUMOTO,  Toshiyuki TSUTSUMI,  Tadashi NAKAGAWA,  Toshihiro SEKIGAWA,  Hanpei KOIKE,  

[Date]2006/1/11
[Paper #]VLD2005-97,CPSY2005-53,RECONF2005-86
A Study of the Dynamically Reconfigurable Processor Vulcan

Toshihiko HASHINAGA,  Lovic GAUTHIER,  Takayuki KANDO,  GOULART FERREIRA Victor MAURO,  Ryutaro SUSUKITA,  Tetsuo HIRAKI,  Yosuke YAMAZAKI,  Takaaki NAGANO,  Kazuaki MURAKAMI,  

[Date]2006/1/11
[Paper #]VLD2005-98,CPSY2005-54,RECONF2005-87
The direct execution mode on dynamically reconfigurable processors

Hideharu AMANO,  Yohei HASEGAWA,  Shohei ABE,  

[Date]2006/1/11
[Paper #]VLD2005-99,CPSY2005-55,RECONF2005-88
A Study on Resource Sharing Technique for Multi-Context Logic Device

Hiroshi SHINOHARA,  Masaki KOBATA,  Shigeki IMAI,  Masahiro IIDA,  Toshinori SUEYOSHI,  

[Date]2006/1/11
[Paper #]VLD2005-100,CPSY2005-56,RECONF2005-89
The Proposal and Verification of FPGA Remote-Reconfiguration

Hiroshi TANNO,  Hiroshi TSUBOKAWA,  

[Date]2006/1/11
[Paper #]VLD2005-101,CPSY2005-57,RECONF2005-90
Implementation and Evaluation of Remote Logic Analyzer

Go SAITOU,  Kazuo NAGATA,  Hideo HARADA,  Hidetomo SIBAMURA,  Morihiro KUGA,  Toshinori SUEYOSHI,  

[Date]2006/1/11
[Paper #]VLD2005-102,CPSY2005-58,RECONF2005-91
Retargeting GCC and GNU Toolchain for Extended Instruction Set

Yuji NAGAMATSU,  Nagisa ISHIURA,  Nobuyuki HIKICHI,  

[Date]2006/1/11
[Paper #]VLD2005-103,CPSY2005-59,RECONF2005-92
DVIによる超高速単方向リンクを用いた並列ボリュームレンダリング(FPGAとその応用及び一般)

Dai OKAMURA,  Yusuke NODA,  Miwa SHINOBU,  Hajime SHIMADA,  Yasuhiko NAKASHIMA,  Shinichiro MORI,  Shinji TOMITA,  

[Date]2006/1/11
[Paper #]VLD2005-104,CPSY2005-60,RECONF2005-93
A Stochastic Biochemical Simulator with a Data-transfer Network on an FPGA

Masato YOSHIMI,  Yasunori OSANA,  Yow IWAOKA,  Yuri NISHIKAWA,  Toshinori KOJIMA,  Akira FUNAHASHI,  Noriko HIROI,  Yuichiro SHIBATA,  Naoki IWANAGA,  Hiroaki KITANO,  Hideharu AMANO,  

[Date]2006/1/11
[Paper #]VLD2005-105,CPSY2005-61,RECONF2005-94
A Performance Improvement Strategy for Numerical Integration on an FPGA-Based Biochemical Simulator ReCSiP

Yuri NISHIKAWA,  Yasunori OSANA,  Masato YOSHIMI,  Yow IWAOKA,  Toshinori KOJIMA,  Akira FUNAHASHI,  Noriko HIROI,  Yuichiro SHIBATA,  Naoki IWANAGA,  Hiroaki KITANO,  Hideharu AMANO,  

[Date]2006/1/11
[Paper #]VLD2005-106,CPSY2005-62,RECONF2005-95
Hardware-resource Utilization Analysis on an FPGA-Based Biochemical Simulator ReCSiP

Yasunori OSANA,  Masato YOSHIMI,  Yow IWAOKA,  Toshinori KOJIMA,  Yuri NISHIKAWA,  Akira FUNAHASHI,  Noriko HIROI,  Yuichiro SHIBATA,  Naoki IWANAGA,  Hiroaki KITANO,  Hideharu AMANO,  

[Date]2006/1/11
[Paper #]VLD2005-107,CPSY2005-63,RECONF2005-96
複写される方へ

,  

[Date]2006/1/11
[Paper #]
Notice about photocopying

,  

[Date]2006/1/11
[Paper #]
奥付

,  

[Date]2006/1/11
[Paper #]