Engineering Sciences/NOLTA-VLSI Design Technologies(Date:2014/05/22)

Presentation
表紙

,  

[Date]2014/5/22
[Paper #]
目次

,  

[Date]2014/5/22
[Paper #]
Analog Floorplan with Hierarchical Structure Constraints

Shigetoshi NAKATAKE,  

[Date]2014/5/22
[Paper #]VLD2014-1
Characteristics of Programmable Delay Element based on Channel Decomposition

Daijiro MUROOKA,  Koji NAGAO,  Yu ZHANG,  Shigetoshi NAKATAKE,  

[Date]2014/5/22
[Paper #]VLD2014-2
A Subgradient Method for Analytical Minimization of Half-Perimeter Wire Length

Sohta KAYAMA,  Hiroshi MIYASHITA,  

[Date]2014/5/22
[Paper #]VLD2014-3
Multiple Patterning Lithography by Positive Semidefinite Relaxation

Tomomi Matsui,  

[Date]2014/5/22
[Paper #]VLD2014-4
Proposal of a Synthesis Flow for Asynchronous Circuits with Bundled-Data Implementation from a SystemC Model

Taichi KOMINE,  Hiroshi SAITO,  

[Date]2014/5/22
[Paper #]VLD2014-5
LELECUT Triple Patterning Lithography Layout Decomposition using Positive Semidefinite Relaxation

Yukihide KOHIRA,  Tomomi MATSUI,  Yoko YOKOYAMA,  Chikaaki KODAMA,  Atsushi TAKAHASHI,  Shigeki NOJIMA,  Satoshi TANAKA,  

[Date]2014/5/22
[Paper #]VLD2014-6
Error Tolerance of Dual Pipeline Self Synchronous Circuits

Chuanqi CUI,  Makoto IKEDA,  

[Date]2014/5/22
[Paper #]VLD2014-7
SOTB 65nm CMOS Design of Gate-Level Dual Pipeline Self-Synchronous Wallace Tree Multiplier

Masato TAMURA,  Makoto IKEDA,  

[Date]2014/5/22
[Paper #]VLD2014-8
ランダムウォーク電源網解析の高速化に向けた節点解析順序の検討(回路・ゲートレベル,システム設計及び一般)

,  

[Date]2014/5/22
[Paper #]Vol.2014-SLDM-166 No.9
低電圧起動回路を用いた省電力チップ間非接触通信回路(回路・ゲートレベル,システム設計及び一般)

,  

[Date]2014/5/22
[Paper #]Vol.2014-SLDM-166 No.10
An Automatic Nested Loop Pipelining method and its evaluation

Yusuke NAKATSUJI,  Masahiro NAMBU,  Takashi KAMBE,  

[Date]2014/5/22
[Paper #]VLD2014-9
Generalized Correspondence of Synchronous Circuit and State Machine using Category Theory

SHUNJI NISHIMURA,  MOTOKI AMAGASAKI,  TOSHINORI SUEYOSHI,  

[Date]2014/5/22
[Paper #]Vol.2014-SLDM-166 No.12
Development and Implementation of Accurate SOC Estimation System for Lithium-ion Batteries

LEI LIN,  NAOKI KAWARABAYASHI,  MASAHIRO FUKUI,  

[Date]2014/5/22
[Paper #]Vol.2014-SLDM-166 No.13
複写される方へ

,  

[Date]2014/5/22
[Paper #]
Notice for Photocopying

,  

[Date]2014/5/22
[Paper #]
奥付

,  

[Date]2014/5/22
[Paper #]
裏表紙

,  

[Date]2014/5/22
[Paper #]