Engineering Sciences/NOLTA-VLSI Design Technologies(Date:2009/05/13)

Presentation
表紙

,  

[Date]2009/5/13
[Paper #]
目次

,  

[Date]2009/5/13
[Paper #]
Task Migration for Energy Savings in Multiprocessor Real-Time Systems

Gang Zeng,  Shinpei Kato,  Tetsuo Yokoyama,  Hiroyuki Tomiyama,  Hiroaki Takada,  

[Date]2009/5/13
[Paper #]VLD2009-1
A Weighted-Sum Circuit Using Selector Logic By Transforming Bit-Level Operations

Tomoaki HARA,  Nozomu TOGAWA,  Masao YANAGISAWA,  Tastuo OHTSUKI,  Motonobu TONOMURA,  

[Date]2009/5/13
[Paper #]VLD2009-2
A scan test generation method to reduce the number of detected untestable faults

Hiroshi OGAWA,  Masayoshi YOSHIMURA,  Toshinori HOSOKAWA,  Koji YAMAZAKI,  

[Date]2009/5/13
[Paper #]VLD2009-3
A RST Construction Method for Vertices With Maximum Path Length

Masafumi INOUE,  Yoichi TOMIOKA,  Yukihide KOHIRA,  Atsushi TAKAHASHI,  

[Date]2009/5/13
[Paper #]VLD2009-4
Importance sampling with two-phase preprocess considering structural symmetry of SRAM circuits

Takanori DATE,  Shiho HAGIWARA,  Takumi UEZONO,  Takashi SATO,  Kazuya MASU,  

[Date]2009/5/13
[Paper #]VLD2009-5
複写される方へ

,  

[Date]2009/5/13
[Paper #]
Notice for Photocopying

,  

[Date]2009/5/13
[Paper #]
奥付

,  

[Date]2009/5/13
[Paper #]