Electronics-Integrated Circuits and Devices(Date:2006/05/18)

Presentation
表紙

,  

[Date]2006/5/18
[Paper #]
目次

,  

[Date]2006/5/18
[Paper #]
Circuits Technologies for Flexible Braille Sheet Display with Organic FETs and Plastic Actuators

Hiroshi KAWAGUCHI,  Makoto TAKAMIYA,  Tsuyoshi SEKITANI,  Yusaku KATO,  Takao SOMEYA,  Takayasu SAKURAI,  

[Date]2006/5/18
[Paper #]ICD2006-22
1/1.8" 6.4M pixel 60frame/s CMOS Image Sensor

Masaru Kikuchi,  Satoshi Yoshihara,  Ken Koseki,  Yoshiharu Ito,  Yoshiaki Inada,  Souichiro Kuramochi,  Hayato Wakabayashi,  Masafumi Okano,  Hiromi Kuriyama,  Junichi Inutsuka,  Akari Tajima,  Tadashi Nakajima,  Yoshiharu Kudoh,  Fumihiko Koga,  Tetsuo Nomoto,  

[Date]2006/5/18
[Paper #]ICD2006-23
System-in-Silicon architecture and its application to a motion estimation engine

Kouichi KUMAGAI,  Changqi YANG,  Hitoshi IZUMINO,  Nobuyuki NARITA,  Keisuke SHINJO,  Shin-ichi IWASHITA,  Yuji NAKAOKA,  Tomohiro KAWAMURA,  Hideo KOMABASHIRI,  Tsukasa MINATO,  Atsushi AMBO,  Takamasa SUZUKI,  Zhenyu LIU,  Yang SONG,  Satoshi GOTO,  Takeshi IKENAGA,  Yoshihiro MABUCHI,  Kenji YOSHIDA,  

[Date]2006/5/18
[Paper #]ICD2006-24
A 40GOPS 250mW Massively Parallel Processor Based on Matrix Architecture : A Very High Performance Processor IP for Mobile System-on-Chips

Kiyoshi NAKATA,  Masami NAKAJIMA,  Hideyuki NODA,  Tetsushi TANIZAKI,  Takayuki GYOTEN,  

[Date]2006/5/18
[Paper #]ICD2006-25
Hierarchical Power Distribution with Power Tree in Dozens of Power Domains for 90-nm Low-Power Multi-CPU SoCs

Yusuke KANNO,  Hiroyuki MIZUNO,  Yoshihiko YASU,  Kenji HIROSE,  Yasuhisa SHIMAZAKI,  Tadashi HOSHI,  Yujiro MIYAIRI,  Toshifumi ISHII,  Tetsuya YAMADA,  Takahiro IRITA,  Toshihiro HATTORI,  Kazumasa YANAGISAWA,  Naohiko IRIE,  

[Date]2006/5/18
[Paper #]ICD2006-26
High-Speed Transceiver Circuit for a Multiprocessor Server Using Over 1Tb/s Crossbar

Ryuichi NISHIYAMA,  Sota SAKABAYASHI,  Jun YAMADA,  Hiroyuki ADACHI,  Yutaka MORI,  

[Date]2006/5/18
[Paper #]ICD2006-27
Technological Trend of High-Performance/Watt Processors

Kunio UCHIYAMA,  

[Date]2006/5/18
[Paper #]ICD2006-28
A Digital Input Controller for Audio Class-D Amplifiers with 100W 0.004% THD+N and 113dB Dynamic Range

Toru IDO,  Sonny ISHIZUKA,  Lars RISBO,  Fumitaka AOYAGI,  Toshi HAMASAKI,  

[Date]2006/5/18
[Paper #]ICD2006-30
A 80/100MS/s 76.3/70.1-dB SNDR △Σ ADC for Digital TV Receivers

Yoshihisa FUJIMOTO,  Yusuke KANAZAWA,  Pascal LORE,  Masayuki MIYAMOTO,  

[Date]2006/5/18
[Paper #]ICD2006-31
A 30mW 12b 50MS/s Subranging ADC with a High-Gain Offset-Canceling Positive-Feedback Amplifier in 90nm Digital CMOS

Yasuhide Shimizu,  Shigemitsu Murayama,  Kohhei Kudoh,  Hiroaki Yatsuda,  Akihide Ogawa,  

[Date]2006/5/18
[Paper #]ICD2006-32
A PLL for a DVDx16 Write System with 63 Output Phases and 32ps Resolution

Shiro Dosho,  Shiro Sakiyama,  Noriaki Takeda,  Yusuke Tokunaga,  Takashi Morie,  

[Date]2006/5/18
[Paper #]ICD2006-33
A 0.03mm^2 9mW Wide-Range Duty-Cycle-Correcting False-Lock-Free DLL with Fully Balanced Charge-Pump for DDR Interface

Yusuke Tokunaga,  Shiro Sakiyama,  Shiro Dosho,  Yasuyuki Doi,  Makoto Hattori,  

[Date]2006/5/18
[Paper #]ICD2006-34
An 18mW, 90 to 770MHz Synthesizer with Agile Auto-Tuning for Digital TV-tuners

Masazumi MARUTANI,  Hideaki ANBUTSU,  Masafumi KONDO,  Noriaki SHIRAI,  Hiroshi Yamazaki,  Yuu WATANABE,  

[Date]2006/5/18
[Paper #]ICD2006-35
1.83ps-Resolution CMOS Dynamic Arbitrary Timing Generator for >4GHz ATE Applications

Toshiyuki OKAYASU,  Masakatsu SUDA,  Kazuhiro YAMAMOTO,  Shusuke KANTAKE,  Satoshi SUDOU,  Daisuke WATANABE,  

[Date]2006/5/18
[Paper #]ICD2006-36
A1-ps Resolution Jitter-Measurement Macro Using Interpolated Jitter Oversampling

Koichi NOSE,  Mikihiro KAJITA,  Masayuki MIZUNO,  

[Date]2006/5/18
[Paper #]ICD2006-37
A 1Tb/s 3W Inductive-Coupling Transceiver for Inter-Chip Clock and Data Link

Noriyuki Miura,  Daisuke Mizoguchi,  Mari Inoue,  Kiichi Niitsu,  Yoshihiro Nakagawa,  Masamoto Tago,  Muneo Fukaishi,  Takayasu Sakurai,  Tadahiro Kuroda,  

[Date]2006/5/18
[Paper #]ICD2006-38
A 20Gb/s Bidirectional Transceiver Using a Resistor-Transconductor Hybrid

Yasumoto TOMITA,  Hirotaka TAMURA,  Masaya KIBUNE,  Junji OGAWA,  Kohtaroh GOTOH,  Tadahiro KURODA,  

[Date]2006/5/18
[Paper #]ICD2006-39
複写される方へ

,  

[Date]2006/5/18
[Paper #]
12>> 1-20hit(22hit)