Electronics-Integrated Circuits and Devices(Date:2001/11/30)

Presentation
表紙

,  

[Date]2001/11/30
[Paper #]
目次

,  

[Date]2001/11/30
[Paper #]
Modeling of Power Consumption for Super-cell Based on Statically Substrate-biased Domino CMOS Circuit

Toshiro Akino,  Makoto Nagata,  Takanori Yoshiyama,  

[Date]2001/11/30
[Paper #]VLD2001-112,ICD2001-157,FTS2001-59
A Statistical Timing Analysis with Intra-Chip Manufacturing Valiability

Kenichi OKADA,  Tomohiro FUJITA,  Hidetoshi ONODERA,  

[Date]2001/11/30
[Paper #]VLD2001-113,ICD2001-158,FTS2001-60
Analysis of Power Dissipation Due to Short Circuit Current in CMOS Logic Circuits

Hiroaki Shikano,  Tomochika Harada,  Tadayoshi Enomoto,  

[Date]2001/11/30
[Paper #]VLD2001-114,ICD2001-159,FTS2001-61
Analysis of efficiency of logic implementation for Plastic Cell Architecture

Yuuki SOGA,  Shigenori SUGIMOTO,  Tomonori IZUMI,  Takao ONOYE,  Yukihiro NAKAMURA,  

[Date]2001/11/30
[Paper #]VLD2001-115,ICD2001-160,FTS2001-62
Design of driver circuit for GHz clock distribution using transmission line interconnect in Si ULSI

Tomohito TSUSHIMA,  Yoshisato YOKOYAMA,  Hou Wan Felix CHAN,  Kazuya MASU,  

[Date]2001/11/30
[Paper #]VLD2001-116,ICD2001-161,FTS2001-63
Processor Generation based on Finite State Machines using the C Language

Yuhki IWATA,  Yoshihisa TANAKA,  Katsuhiro YAMAZAKI,  

[Date]2001/11/30
[Paper #]VLD2001-117,ICD2001-162,FTS2001-64
A Generation Method for an Interrupt Controller in Application Specific Instruction-set Processor Design

Tomohide Maeda,  Jun Sato,  Yoshinori Takeuchi,  Masaharu Imai,  

[Date]2001/11/30
[Paper #]VLD2001-118,ICD2001-163,FTS2001-65
A Delay Estimation Method for Configurable Processors

Teruaki Sakata,  Tsutomu Kimura,  Yoshinori Takeuchi,  Masaharu Imai,  

[Date]2001/11/30
[Paper #]VLD2001-119,ICD2001-164,FTS2001-66
A Design Style of Asynchronous VLSI using Delay Information

Masashi IMAI,  Takashi NANYA,  

[Date]2001/11/30
[Paper #]VLD2001-120,ICD2001-165,FTS2001-67
Delay Variation Tolerant Clock Scheduling for Semi-Synchronous Circuits

Hidetoshi MATSUMURA,  Atsushi TAKAHASHI,  

[Date]2001/11/30
[Paper #]VLD2001-121,ICD2001-166,FTS2001-68
[OTHERS]

,  

[Date]2001/11/30
[Paper #]