Electronics-Electron Devices(Date:1996/06/21)

Presentation
表紙

,  

[Date]1996/6/21
[Paper #]
目次

,  

[Date]1996/6/21
[Paper #]
High Speed GaAs ASSP

Seishi Notomi,  Masaaki Ono,  Yoshiaki Kaneko,  Shiro Sugisaki,  Masaaki Okamoto,  Kouhei Nagata,  Haruo Shimizu,  Kenichi Ohno,  

[Date]1996/6/21
[Paper #]ED96-54,SDM96-37,ICD96-57
Low Power Techniques for GaAs DCFL LSIs

Atsunori HIROBE,  Tadayoshi ENOMOTO,  

[Date]1996/6/21
[Paper #]ED96-55,SDM96-38,ICD96-58
Propose of Low Power Consumption Source-Follower-less SCFL D-FF

Masahiro FUJII,  Nobuhide YOSHIDA,  Tadashi MAEDA,  

[Date]1996/6/21
[Paper #]ED96-56,SDM96-39,ICD96-59
A GaAs Single Balanced Mixer with Built-in Active Balun

Haruhiko Koizumi,  Kunihiko Kanazawa,  Daisuke Ueda,  

[Date]1996/6/21
[Paper #]ED96-57,SDM96-40,ICD96-60
High Efficiency GaAs Power MMIC with a Single Voltage Supply

S. Yamamoto,  T. Yokoyama,  T. Kunihisa,  M. Nishijima,  M. Nishitsuji,  K. Nishii,  O. Ishikawa,  

[Date]1996/6/21
[Paper #]ED96-58,SDM96-41,ICD96-61
A Novel Resonant-type GaAs SPDT Switch IC with Low Distortion Characteristics for 1.9 GHz Personal Handy-Phone System

Yoshiko Ikeda,  Katsue Kawakyu,  Atsushi Kameyama,  Masami Nagaoka,  Kenji Ishida,  Tomohiro Nitta,  Misao Yoshimura,  Yoshiaki Kitaura,  Naotaka Uchitomi,  

[Date]1996/6/21
[Paper #]ED96-59,SDM96-42,ICD96-62
1.2V Operation Power Heterojunction FETs for Personal Digital Cellular Phones

Keiko Yamaguchi,  Naotaka Iwata,  Masaaki Kuzuhara,  

[Date]1996/6/21
[Paper #]ED96-60,SDM96-43,ICD96-63
BiCMOS Technology for Analogue/Digital Mixed LSI

Tsunenori Yamauchi,  Chikara Tsuchiya,  

[Date]1996/6/21
[Paper #]ED96-61,SDM96-44,ICD96-64
A New CAM Macro for 622 Mbps ATM Cell Processing

Hideaki Odagiri,  Noriaki Takahashi,  Tsunaaki Shidei,  Koji Takeshita,  

[Date]1996/6/21
[Paper #]ED96-62,SDM96-45,ICD96-65
3-Gb/s CMOS 8:1 Multiplexers

Masakazu Kurisu,  Makoto Kaneko,  Tetsuyuki Suzaki,  Akira Tanabe,  Mitsuhiro Togo,  Akio Furukawa,  Takao Tamura,  Ken Nakajima,  Kazuyoshi Yoshida,  

[Date]1996/6/21
[Paper #]ED96-63,SDM96-46,ICD96-66
0.25μm CMOS/SIMOX Gate Array LSI

Hirotoshi Sawada,  Masayuki Ino,  Kazuyoshi Nishimura,  Hiroki Suto,  Kimihiro Yamakoshi,  Takako Ishihara,  Yuichi Kado,  Toshiaki Tsuchiya,  

[Date]1996/6/21
[Paper #]ED96-64,SDM96-47,ICD96-67
Design of 0.5V CMOS Logic using SOI Technology

T. FUSE,  Y. OOWAKI,  M. TERAUCHI,  S. YOSHIMI,  S. WATANABE,  K. OHUCHI,  J. MATSUNAGA,  

[Date]1996/6/21
[Paper #]ED96-65,SDM96-48,ICD96-68
Fabrication and Characterization of Low Voltage 0.1μm Thin Film SOI MOSFETs

M. Takamiya,  T. Saraya,  T.N. Duyet,  T. Tanaka,  H. Ishikuro,  T. Hiramoto,  T. Ikoma,  

[Date]1996/6/21
[Paper #]ED96-66,SDM96-49,ICD96-69
[OTHERS]

,  

[Date]1996/6/21
[Paper #]