IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 17 of 17  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
VLD, HWS, ICD 2024-02-29
14:25
Okinawa
(Primary: On-site, Secondary: Online)
Fundamental study on individual identification using electromagnetic characteristics unique to electronic devices
Tsuyoshi Kobayashi, Mio Akahori, Takahiro Horiguchi (Mitsubishi Electric) VLD2023-114 HWS2023-74 ICD2023-103
Counterfeiting of electronic devices has become a problem, and research is being conducted on device authentication (PUF... [more] VLD2023-114 HWS2023-74 ICD2023-103
pp.89-93
SP, IPSJ-SLP, EA, SIP [detail] 2023-03-01
10:10
Okinawa
(Primary: On-site, Secondary: Online)
Anomalous sound detection with complex-valued hybrid neural networks considering phase variations
Shota Nishiyama, Akira Tamamori (AIT) EA2022-106 SIP2022-150 SP2022-70
Anomalous sound detection is the task of identifying whether an incoming mechanical sound is normal or anomalous. Since ... [more] EA2022-106 SIP2022-150 SP2022-70
pp.185-190
DC 2021-02-05
10:30
Online Online A Study on a Method of Measuring Process Variations Considering the Effect of Wire Delay on FPGA
Shingo Tsutsumi, Yukiya Miura (Tokyo Metropolitan Univ.) DC2020-69
FPGAs are integrated circuits that can be implemented arbitrary logic functions. In FPGAs, it is important to measure pr... [more] DC2020-69
pp.1-6
DC 2018-02-20
14:25
Tokyo Kikai-Shinko-Kaikan Bldg. A Golden-Free Hardware Trojan Detection Technique Considering Intra-Die Variation
Fakir Sharif Hossain, Tomokazu Yoneda, Michihiro Shintani, Michiko Inoue (NAIST), Alex Orailoglu (Univ. of California, San Diego) DC2017-84
High detection sensitivity in the presence of process variation is a key challenge for hardware Trojan detection through... [more] DC2017-84
pp.43-48
MBE, NC
(Joint)
2017-05-26
14:55
Toyama Toyama Prefectural Univ. Extraction of Diurnal Variations Based on Facial Skin Temperature by Independent Component Analysis
Hiroki Ito, Shizuka Bando, Kosuke Oiwa, Akio Nozawa (AGU) MBE2017-6
Facial skin temperature has been used for evaluating of temporal psychophysiological states. On the other hand, circadia... [more] MBE2017-6
pp.27-32
MW
(2nd)
2014-11-26
- 2014-11-28
Overseas King Mongkut's Institute of Technology Ladkrabang (KMITL), Bangkok On the Variations of Shunt Characterization Technique of Decoupling Transmission Line for Millimeter-Wave CMOS Applications
Korkut Kaan Tokgoz, Kimsrun Lim, Kenichi Okada, Akira Matsuzawa (Tokyo Inst. of Tech.)
Decoupling transmission line (TL) is a low characteristic impedance TL that is used for isolating DC and RF signals in m... [more]
LOIS 2012-03-09
11:25
Okinawa Meio Univ. SIRMs Fuzzy Reasoning Method Using Bounded Product and Bounded Sum
Takashi Mitsuishi, Nami Shimada (UMDS), Toshimichi Homma (Osaka Univ. of Economics) LOIS2011-99
The goal of this study is to prove of the existence of single input rule modules which minimize the cost functional of t... [more] LOIS2011-99
pp.159-164
EMCJ, IEE-EMC 2010-12-10
14:05
Aichi Chukyo Univ. Toyoda Campus An Immunity Test Method Insensitive to Arrangements of Equipment Under Test for Indirect Discharges of ESD-Gun onto Tapered Vertical Coupling Plane
Takuro Tsuji, Kouji Himeno (NIT), Yoshinori Taka (KNCT), Osamu Fujiwara (NIT) EMCJ2010-92
International Electrotechnical Commission (IEC) prescribes immunity tests (IEC61000-4-2) of electronic equipment against... [more] EMCJ2010-92
pp.63-67
DE, DC 2007-10-15
16:15
Tokyo Kikai-Shinko-Kaikan Bldg Time Assignment of Nodes in the Replication Protocol for Multigenerational Data Conservation
Satoshi Fukumoto, Takahiko Ikeda, Masayuki Arai, Kazuhiko Iwasaki (Tokyo Metropolitan Univ.) DE2007-122 DC2007-19
This paper discusses time assignment of nodes in the replication protocol for multigenerational data conservation. We in... [more] DE2007-122 DC2007-19
pp.43-46
ICD, IPSJ-ARC 2007-05-31
16:15
Kanagawa   Improving Energy-efficiency of Canary-based DVS system
Toshinori Sato (Kyushu Univ), Yuji Kunitake (Kyushu Inst Tech)
In deep submicron technologies, parameter variations have become a serious problem on LSI design. We proposed canary fli... [more] ICD2007-24
pp.43-48
NC 2007-03-16
09:30
Tokyo Tamagawa University Face Recognition across pose using Self-organizing Maps
Saleh Aly (Kyushu Univ.), Naoyuki Tsuruta (Fukuoka Univ.), Rin-Ichiro Taniguchi (Kyushu Univ.)
We present a comparison between Self-organizing map (SOM) and hierarchical SOM (HSOM) to tackle pose variation problem i... [more] NC2006-200
pp.75-78
ICD, VLD 2007-03-09
16:20
Okinawa Mielparque Okinawa Statistical Delay Computation of Path-Based Timing Analysis Considering Inter and Intra-Chip Variations
Katsumi Homma, Izumi Nitta, Toshiyuki Shibuya (Fujitsu Labs.)
Statistical Timing Analysis(SSTA) is a method that calculates circuit delay statistically with process variations. In SS... [more] VLD2006-156 ICD2006-247
pp.93-98
ICD, IPSJ-ARC 2006-06-08
15:00
Kanagawa   Considering Circuit Delay in Adders on Evaluation of Constructive Timing Violation
Yuji Kunitake, Akihiro Chiyonobu, Koichiro Tanaka (Kyushu Inst. Tech.), Toshinori Sato (Kyushu Univ.)
We have investigated a technique for microprocessors, which achieves both high performance and low power. Based on the o... [more] ICD2006-47
pp.43-48
ICD, VLD 2006-03-10
14:25
Okinawa   A reconfigurable circuit to utilize and compensate device variations
Manabu Kotani, Kazuya Katsuki, Kosuke Ogata, Kazutoshi Kobayashi, Hidetoshi Onodera (Kyoto Univ.)
This paper provides the principle and architecture of a reconfigurable circuit utilizing Within-Die variaitions and sho... [more] VLD2005-130 ICD2005-247
pp.49-54
ICD, VLD 2006-03-10
15:35
Okinawa   An On-chip PVT Control System for Worst-caseless Lower Voltage SoC Design
Takayuki Gyohten, Fukashi Morishita (Renesas Technology Corp.), Mako Okamoto (Daioh Electric Corp.), Katsumi Dosaka, Kazutami Arimoto (Renesas Technology Corp.)
In this paper, we propose on-chip PVT (process, voltage, and temperature) control system for worst-caseless lower voltag... [more] VLD2005-132 ICD2005-249
pp.61-66
AI 2006-03-06
13:10
Osaka Kwansei Gakuin University Constructing a Thai Naming Expert System Using Knowledge Bases and the Concept of Ontologies
Chakkrit Snae (Naresuan Univ.)
Names are important in many societies, even in technologically oriented ones which use e.g. ID systems to identify indiv... [more]
MI 2005-01-22
10:10
Okinawa Univ. of the Ryukus Development of segmentation method for 3D CT images based on multiple organ model collaboration
Takaya Ikegami, Tomohisa Yanagita, Akinobu Shimizu, Hidefumi Kobatake (TUAT), Shigeru Nawano (NCCHE)
This paper proposes a novel multiple level sets method based on minimization of energy function taking into account hier... [more] MI2004-83
pp.13-18
 Results 1 - 17 of 17  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan