IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 5 of 5  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
VLD 2015-03-03
16:15		 Okinawa Okinawa Seinen Kaikan [Memorial Lecture] A Bit-Write Reduction Method based on Error-Correcting Codes for Non-Volatile Memories
Masashi Tawada, Shinji Kimura, Masao Yanagisawa, Nozomu Togawa (Waseda Univ.) VLD2014-173		 Non-volatile memory is superior to SRAM in terms of its high density and low leakage power
but it consumes larger writ... [more]		 VLD2014-173
p.115
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]		 2014-11-28
09:15		 Oita B-ConPlaza Energy evaluation of bit-write reduction method based on state encoding limiting maximum and minimum Hamming distances for non-volatile memories
Tatsuro Kojo, Masashi Tawada, Masao Yanagisawa, Nozomu Togawa (Waseda Univ.) VLD2014-105 DC2014-59		 Data stored in non-volatile memories may be destructed due to crosstalk and radiation but we can restore their data by u... [more] VLD2014-105 DC2014-59
pp.221-226
IPSJ-SLDM, CPSY, RECONF, VLD [detail] 2014-01-29
15:15		 Kanagawa Hiyoshi Campus, Keio University A Reduction Method of Writing Operations to Non-volatile Memory by Keeping Data Difference for Low-Power Circuit Design
Hiroyuki Shinohara, Masao Yanagisawa, Shinji Kimura (Waseda Univ.) VLD2013-130 CPSY2013-101 RECONF2013-84		 In order to reduce the power consumption of LSI,
unnecessary parts should be powered off with fine granularity,
and c... [more]		 VLD2013-130 CPSY2013-101 RECONF2013-84
pp.167-172
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]		 2013-11-28
10:50		 Kagoshima   Energy evaluation of writing reduction method for non-volatile memory
Masashi Tawada, Shinji Kimura, Masao Yanagisawa, Nozomu Togawa (Waseda Univ.) VLD2013-81 DC2013-47		 Non-volatile memory has many advantages over SRAM, such as high density, low leakage power, and
non-volatility. However... [more]		 VLD2013-81 DC2013-47
pp.141-146
SIP, CAS, MSS, VLD 2013-07-12
09:20		 Kumamoto Kumamoto Univ. A non-volatile memory writing reduction method based on state encoding limiting maximum Hamming distance
Masashi Tawada, Shinji Kimura, Masao Yanagisawa, Nozomu Togawa (Waseda Univ.) CAS2013-18 VLD2013-28 SIP2013-48 MSS2013-18		 Non-volatile memory has many advantages over SRAM, such as high
density, low leakage power, and non-volatility. However... [more]		 CAS2013-18 VLD2013-28 SIP2013-48 MSS2013-18
pp.95-100
 Results 1 - 5 of 5  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan