| IEICE Technical Committee Submission System Conference Schedule |
Online Proceedings [Sign in] Tech. Rep. Archives |
All Technical Committee Conferences (Searched in: All Years)
| Committee | Date Time | Place | Paper Title / Authors | Abstract | Paper # | |
| HWS, VLD [detail] | 2020-03-05 16:25 |
Okinawa | Okinawa Ken Seinen Kaikan (Cancelled but technical report was issued) |
Image edge detection using Latest Results based Approximate Computing Hajime Ochi, Kimiyoshi Usami (SIT)  VLD2019-121 HWS2019-94 |
Approximate Computing (AC) is an energy reduction technique with approximate calculation. In the field of image processi... [more] | VLD2019-121 HWS2019-94 pp.157-162 |
| ICD | 2012-12-17 15:55 |
Tokyo | Tokyo Tech Front | [Poster Presentation]
A Hardware-Friendly Object Recognition Algorithm Using Log Polar Coordinate Transformation Makoto Wada, Tadashi Shibata (UT) ICD2012-96 |
SIFT and SIFT-based algorithms are widely used in a variety of image recognition problems. However they present the fol... [more] |
ICD2012-96 p.35 |
| VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM (Joint) [detail] |
2012-11-28 14:55 |
Fukuoka | Centennial Hall Kyushu University School of Medicine | Implementation of an Image Recognition System with Hierarchical Feature Learning Function Baku Ogasawara, Satoru Yokota, Hakaru Tamukoh, Masatoshi Sekine (TUAT) RECONF2012-60 |
We propose and develop “an image recognition system” having a hierarchical feature learning function.The feature learnin... [more] | RECONF2012-60 pp.77-82 |
| VLD, CPSY, RECONF, IPSJ-SLDM [detail] | 2012-01-25 11:40 |
Kanagawa | Hiyoshi Campus, Keio University | An Image Recognition System with Hierarchical Feature Learning Function Masahiro Ariizumi, Baku Ogasawara, Hakaru Tamukoh, Masatoshi Sekine (TUAT) VLD2011-95 CPSY2011-58 RECONF2011-54 |
In this paper we describe an image recognition system having a hierarchical feature learning function. The feature learn... [more] | VLD2011-95 CPSY2011-58 RECONF2011-54 pp.25-30 |
| ICD | 2009-12-14 13:30 |
Shizuoka | Shizuoka University (Hamamatsu) | [Poster Presentation]
Associative-Memory-Based LSI with Adaptive-Learning Capability Akio Kawabata, Wataru Imafuku, Tania Ansari, Hans Juergen Mattausch, Tetsushi Koide (Hiroshima Univ.) ICD2009-93 |
When pattern recognition is achieved by conventional techniques, processing time becomes long and it is difficult to de... [more] | ICD2009-93 pp.89-94 |
| ICD | 2009-12-15 10:00 |
Shizuoka | Shizuoka University (Hamamatsu) | [Invited Talk]
A New VLSI System Architecture Mimicking the Processing in the Mind Tadashi Shibata (Univ. of Tokyo.) ICD2009-95 |
The performance of a today’s computer is really marvelous. It can carry out a prodigious amount of numerical calculation... [more] | ICD2009-95 pp.101-109 |
| IE, SIP, IPSJ-SLDM | 2008-10-07 09:30 |
Iwate | Aiina Center (Morioka) | [Invited Talk]
A Study on Real-Time Image Processing VLSI Masayuki Miyama (Kanazawa Univ.) |
This paper describes our study on VLSI image processing, which includes real-time image coding VLSI and real-time motion... [more] | SIP2008-114 IE2008-78 pp.41-46 |
| ICD, IPSJ-ARC | 2006-06-09 14:00 |
Kanagawa | Design of a High Performance Vision Processor with Shared Memory Multi-SIMD Architecture Kota Yamaguchi, Yoshihiro Watanabe, Takashi Komuro, Masatoshi Ishikawa (The University of Tokyo) |
For high speed image recognition in real environment, it is a challenge to accelerate a large amount of calculation for ... [more] | ICD2006-56 pp.89-94 |
|
| ICD | 2005-07-15 10:45 |
Aichi | Toyohashi Univ. of Tech. | An Image Filtering Processor for Face/Object Recognition Using Merged/Mixed Analog-Digital Architecture Keisuke Korekado, Takashi Morie (Kyushu Insti. of Tech.), Osamu Nomura (Canon), Teppei Nakano (Kyushu Insti. of Tech.), Masakazu Matsugu (Canon), Atsushi Iwata (Hiroshima Univ.) |
This paper proposes an image-filtering processor LSI based on a hybrid approach using pulse-width modulation (PWM) and d... [more] | ICD2005-58 pp.19-23 |
[Return to Top Page]