IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 20 of 47  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
CPSY, DC, IPSJ-ARC [detail] 2022-07-28
15:45
Yamaguchi Kaikyo Messe Shimonoseki
(Primary: On-site, Secondary: Online)
Acceleration of HE-Transformer with bit reduced SEAL and HEXL
Xinyi Li, Masaki Nishi, Teppei Shishido, Keiji Kimura (Waseda Univ.)
(To be available after the conference date) [more]
IT, ISEC, RCC, WBS 2022-03-11
14:05
Online Online Rocca: Efficient AES-based Encryption Scheme for Beyond 5G
Kosei Sakamoto, Fukang Liu (Univ of Hyogo), Yuto Nakano, Shinsaku Kiyomoto (KDDI Research), Takanori Isobe (Univ of Hyogo/NICT) IT2021-126 ISEC2021-91 WBS2021-94 RCC2021-101
In this paper, we present an AES-based authenticated-encryption with associated-data scheme nemed Rocca, with the purpos... [more] IT2021-126 ISEC2021-91 WBS2021-94 RCC2021-101
pp.249-255
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC [detail] 2022-03-11
10:30
Online Online Acceleration of Homomorphic Encryption Library SEAL by Reducing the Number of Arithmetic Bits
Teppei Shishido, Masaki Nishi, Xinyi LI, Keiji Kimura (Waseda Univ.) CPSY2021-60 DC2021-94
(To be available after the conference date) [more] CPSY2021-60 DC2021-94
pp.91-96
RECONF 2020-05-29
15:05
Online Online A tightly-connected RISC-V manycore processor in a SIMD manner
Tan Yuxi, Riadh Ben Abdelhamid, Yoshiki Yamaguchi (Tsukuba Univ.) RECONF2020-17
The size and complexity of scientific and industrial applications have grown larger with computational technology develo... [more] RECONF2020-17
pp.91-96
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC [detail] 2020-02-27
17:20
Kagoshima Yoron-cho Chuou-Kouminkan Toward acceleration of matrix multiplication on homomorphic encryption library
Tetsuya Makita, Teppei Shishido (Waseda Univ.), Yasutaka Wada (Meisei Univ.), Keiji Kimura (Waseda Univ.) CPSY2019-96 DC2019-102
(To be available after the conference date) [more] CPSY2019-96 DC2019-102
pp.51-56
EMM, IT 2019-05-23
15:55
Hokkaido Asahikawa International Conference Hall The Weight Distributions of the (256,k) Extended Binary Primitive BCH Codes with k=71, 187, 191, and 199
Toru Fujiwara (Osaka Univ.), Takuya Kusaka (Okayama Univ.) IT2019-5 EMM2019-5
Computing the weight distribution of a code when the formula for the distribution is unknown is a challenging problem in... [more] IT2019-5 EMM2019-5
pp.23-28
CPSY, DC, IPSJ-ARC [detail] 2018-06-14
13:40
Yamagata Takamiya Rurikura Resort Optimized Pfaffian Computation
Yudai Konno, Yoshihide Yoshimoto (UT) CPSY2018-1 DC2018-1
The Pfaffian is a homogeneous polynomial defined for a skew-symmetric matrix.
The Pfaffian has similar characteristics ... [more]
CPSY2018-1 DC2018-1
pp.19-23
PRMU, IE, MI, SIP 2017-05-25
13:00
Aichi   Image Rearrangement for Vectorized Operations in FIR Filtering
Yoshihiro Maeda, Shota Yamashita, Masahiro Nakamura, Norishige Fukushima, Hiroshi Matsuo (NIT) SIP2017-3 IE2017-3 PRMU2017-3 MI2017-3
In this paper, we focus vectorized programming for revisited FIR image filtering.
We propose a new design pattern of ve... [more]
SIP2017-3 IE2017-3 PRMU2017-3 MI2017-3
pp.13-18
IE, ITS, ITE-AIT, ITE-HI, ITE-ME, ITE-MMS, ITE-CE [detail] 2017-02-21
11:30
Hokkaido Hokkaido Univ. Motion Estimation Algorithm for a SIMD Datapath adding Highly Efficient Local Search Function
Yuuki Minoura, Toshio Kondo, Yuki Fukazawa, Takahiro Sasaki (Mie Univ.) ITS2016-50 IE2016-108
High efficiency video coding standard H.265 doubles the data compression ratio compared to H.264, however it is difficul... [more] ITS2016-50 IE2016-108
pp.235-240
IE 2015-06-18
15:20
Okinawa Okinawa Cellular Highly efficient Motion Estimation Algorithmfrequently using SIMD Instructions for small search range
Yuuki Minoura, Toshio Kondo, Yuki Fukazawa, Takahiro Sasaki (Mie Univ.) IE2015-38
High efficiency video coding standard H.265 was finalized in the recent progress of the high definition video technology... [more] IE2015-38
pp.35-40
ICD, CPSY 2014-12-01
10:00
Tokyo Kikai-Shinko-Kaikan Bldg. Consideration of SIMD Acceleration for a MIPS Instruction Processor -- A case study of processor design contest --
Kosuke Hiraishi, Akihiro Hashimoto, Kanemitsu Ootsu, Takeshi Ohkawa, Takashi Yokota (Utsunomiya Univ.) ICD2014-73 CPSY2014-85
In the system development using soft core processor on an FPGA (Field Programmable Gate Array), an access to external me... [more] ICD2014-73 CPSY2014-85
pp.1-6
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2014-11-26
16:15
Oita B-ConPlaza An extended precision floating-point adder with 104-bit significand using two double precision floating-point adders
Hiroyuki Yataka, Naofumi Takagi, Kazuyoshi Takagi (Kyoto Univ.) CPSY2014-75
In recent years, high speed and high precision computing is increasingly needed.
Hardware support for IEEE754 compliant... [more]
CPSY2014-75
pp.19-23
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2014-11-26
16:40
Oita B-ConPlaza A complex multiplier using two floating-point fused multiply-add unit
Yuhei Takata, Naofumi Takagi, Kazuyoshi Takagi (Kyoto Univ.) CPSY2014-76
Complex operations are used in scientific computing and signal processing.
Floating-point complex multiplication is imp... [more]
CPSY2014-76
pp.25-29
IE, ICD, VLD, IPSJ-SLDM [detail] 2014-10-03
10:45
Miyagi   Highly Efficient SIMD Data Path for Motion Estimation
Keita Watanabe, Yuki Minoura, Yuki Fukazawa, Toshio Kondo, Takahiro Sasaki (Mie Univ.) VLD2014-71 ICD2014-64 IE2014-50
Recently, in the need for video encoding of high definition increasing, although video coding standard H.265 with the co... [more] VLD2014-71 ICD2014-64 IE2014-50
pp.63-68
EST 2013-05-10
15:50
Kanagawa NTT Science and Core Technology Laboratory Group Comparison of Fixed Point and Floating Point Calculations for parallel processing of FDTD method using FPGA
Ryota Takasu, Tempei Hasegawa, Yoichi Tomioka (Tokyo Univ. of Agriculture and Tech.), Tsugumichi Shibata, Mamoru Nakanishi (NTT), Hitoshi Kitazawa (Tokyo Univ. of Agriculture and Tech.) EST2013-9
In this paper, we discuss the advantages and disadvantages of fixed point and floating point arithmetic calculations of ... [more] EST2013-9
pp.45-50
IE, SIP, ICD, VLD, IPSJ-SLDM [detail] 2012-10-19
13:25
Iwate Hotel Ruiz Load buffer with conversion capability from tiled data to raster data for motion search
Takumi Inomata, Atsushi Tachino, Takahiro Sasaki, Kazuhiko Ohno, Toshio Kondo (Mie Univ.) VLD2012-52 SIP2012-74 ICD2012-69 IE2012-76
For smooth video encoding, it is essential to speed up the motion search, which consumes the most part of the processin... [more] VLD2012-52 SIP2012-74 ICD2012-69 IE2012-76
pp.65-70
CPSY 2012-10-12
09:20
Hiroshima   Object Detection Based on Haar-like Features with Massive-Parallel Memory-Embedded SIMD Matrix Processor
Mutsumi Omori, Tetsushi Koide, Hirokazu Hiramoto (Hiroshima Univ.) CPSY2012-32
We have developed Massive-Parallel Memory-Embedded SIMD (Single Instruction Multiple Data) Matrix Processor which can pr... [more] CPSY2012-32
pp.7-12
RECONF 2010-09-17
11:50
Shizuoka Shizuoka University (Faculty of Eng., Hall 2) Performance Evaluation of the SIMD/MIMD Dynamic Mode Switching Processor IMAPCAR2
Shorin Kyo, Shohei Nomoto, Shinichiro Okazaki (RE) RECONF2010-36
An image recognition ASSP (Application Specific Standard Product)
is a kind of processor designed to be able to outper... [more]
RECONF2010-36
pp.109-114
ICD 2009-12-14
13:30
Shizuoka Shizuoka University (Hamamatsu) [Poster Presentation] An Improved Face-Detection Method for a Massive-Parallel Memory-Embedded SIMD Matrix Processor MX-1
Hirokazu Hiramoto, Takeshi Kumaki, Yuta Imai, Tetsushi Koide, Hans Juergen Mattausch (Hiroshima Univ.) ICD2009-92
Recently, face-detection processing is more widely used in security applications, such as video surveillance system or e... [more] ICD2009-92
pp.83-88
CAS, NLP 2009-09-24
16:00
Hiroshima Hiroshima Univ. Higashi Senda Campus [Invited Talk] Massive-Parallel Memory-Embedded SIMD Processor Architecture
Tetsushi Koide, Takeshi Kumaki, Hans Juergen Mattausch (Hiroshima Univ.) CAS2009-34 NLP2009-70
A multimedia processor requires the four capabilities offast processing, small area size,
low power consumption and pr... [more]
CAS2009-34 NLP2009-70
pp.59-64
 Results 1 - 20 of 47  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan