IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 9 of 9  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2015-12-02
15:00
Nagasaki Nagasaki Kinro Fukushi Kaikan Problems that occur in FPGAs communication -- Cautionary point of PCIe Gen3 --
Hirotaka Takayama, Yoshiki Yamaguchi (Tsukuba Univ.) RECONF2015-54
The purpose of this study investigates of suppressed bandwidth problem of PCI-Express. This problem makes communication ... [more] RECONF2015-54
pp.33-38
NS, CQ, ICM, NV
(Joint)
2013-11-15
15:20
Nagasaki Goto Islands Delay Guarantee Method using Rateless Code for High Lossy Networks
Yuki Hayashi, Jun Suzuki, Masaki Kan, Takashi Yoshikawa (NEC) NS2013-132
Computer bus protocol over Ethernet technologies have been expected an effective way to support CPU-I/O communications. ... [more] NS2013-132
pp.91-96
DC, CPSY
(Joint)
2013-08-02
15:45
Fukuoka Kitakyushu-Kokusai-Kaigijyo Evaluation of communication among a host and devices on multi-GPU system with ExpEther
Shimpei Nomura, Tetsuya Nakahama (Keio Univ.), Junichi Higuchi, Yuki Hayashi, Takashi Yoshikawa (NEC), Hideharu Amano (Keio Univ.) CPSY2013-25
Clusters with GPUs become widespread because they provide both high peak performance and excellent performance per cost.... [more] CPSY2013-25
pp.91-96
CPSY, VLD, RECONF, IPSJ-SLDM [detail] 2013-01-17
11:00
Kanagawa   Comparison between single host multi-GPU system with ExpEther and multi host system
Shimpei Nomura, Tetsuya Nakahama (Keio Univ.), Junichi Higuchi, Yuki Hayashi, Takashi Yoshikawa (NEC), Hideharu Amano (Keio Univ.) VLD2012-127 CPSY2012-76 RECONF2012-81
Clusters with GPUs become widespread because they provide high peak performance and good perfor- mance per cost. However... [more] VLD2012-127 CPSY2012-76 RECONF2012-81
pp.117-122
RECONF 2011-09-27
09:25
Aichi Nagoya Univ. A Design Framework for relieving a HW Bottleneck FPGAs Connected with a High-Speed Data Bus
Koichi Araki, Yukinori Sato, Yasushi Inoguchi (JAIST) RECONF2011-33
As reconfigurable devices with a PCI-Express interface appear in the market, the data transfer speed between the reconfi... [more] RECONF2011-33
pp.63-68
RECONF 2011-05-12
15:00
Hokkaido Hokkaido Univ. (Faculty of Eng., B3 Bldg.) Design and Implementation of a Portable Framework for PCI Express Interface
Shoichi Igarashi, Ryuhei Morita, Yuichi Okuyama (Univ. of Aizu), Tsuyoshi Hamada (Nagasaki Univ.), Junji Kitamichi, Kenichi Kuroda (Univ. of Aizu) RECONF2011-8
In this paper, we propose a portable framework for PCI Express interface. The proposed framework provides DMA transfer a... [more] RECONF2011-8
pp.43-48
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2010-12-01
10:45
Fukuoka Kyushu University An Effective Processing Method for Parallel Loops on FPGA with PCI-Express
Koichi Araki, Yukinori Sato, Yasushi Inoguchi (JAIST) RECONF2010-47
As FPGAs with a PCI-Express Interface appear in the market, the data transter speed between FPGA and other units, such a... [more] RECONF2010-47
pp.49-54
CPSY, DC
(Joint)
2010-08-03
- 2010-08-05
Ishikawa Kanazawa Cultural Hall High-Speed Multi-Rooot Share of SIngle-Root I/O Virtualization (SR-IOV)
Jun Suzuki, Youichi Hidaka, Junichi Higuchi, Teruyuki Baba, Nobuharu Kami, Takashi Yoshikawa (NEC Corp.) CPSY2010-14
We have achieved sharing a single-root I/O virtualization (SR-IOV) compliant PCI Express (PCIe) I/O device among multipl... [more] CPSY2010-14
pp.37-42
NS, IN
(Joint)
2007-03-09
16:20
Okinawa Okinawa Convention Center A Congestion Control Algorithm for Low-Latency Ethernet LAN Communications
Hideyuki Shimonishi, Junichi Higuchi, Takashi Yoshikawa, Atsushi Iwata (NEC) NS2006-244
Ethernet is seeking for its new applications to CPU-CPU and CPU-I/O communications used in, for example, a PCI-Express e... [more] NS2006-244
pp.453-458
 Results 1 - 9 of 9  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan