IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 5 of 5  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
RECONF 2016-05-19
17:30
Kanagawa FUJITSU LAB. [Invited Talk] Overviews on key technologies to substantialize 'IoT society'
Toshihiro Matsui, Hisashi Sekine, Hideki Hayashi, Hiroaki Ohkubo, Hirotaka Sunaguchi, Naoyuki Matsuo, Yoshitatsu Sato (NEDO TSC) RECONF2016-16
Regarding non-volatile memories, sensors, embedded software, and cyber security as the key components in the coming IoT ... [more] RECONF2016-16
pp.77-82
ICD 2015-04-17
13:30
Nagano   [Invited Lecture] A 2.4 pJ Ferroelectric-Based Non-Volatile Flip-Flop with 10-Year Data Retention Capability
Hiromitsu Kimura, Takaaki Fuchikami, Kyoji Marumoto, Yoshikazu Fujimori (ROHM), Shintaro Izumi, Hiroshi Kawaguchi, Masahiko Yoshimoto (Kobe Univ.) ICD2015-11
A ferroelectric-based (FE-based) non-volatile flip-flop (NVFF) is proposed for low-power LSI.
Since leakage current in ... [more]
ICD2015-11
pp.51-55
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2013-11-28
11:15
Kagoshima   Power Reduction of Non-volatile Logic Circuits Using the Minimum Writing Power Cut-set of State Registers
Yudai Itoi, Shinji Kimura (Waseda Univ.) VLD2013-82 DC2013-48
Recently, the next generation non-volatile memory/register using magnetic tunnel junction elements has been paid attenti... [more] VLD2013-82 DC2013-48
pp.147-152
RECONF 2010-05-13
15:20
Nagasaki   First Prototype Chip of a Non-Volatile Reconfigurable Logic using FeRAM Cells
Masahiro Koga, Masahiro Iida, Motoki Amagasaki (Kumamoto Univ.), Yoshinobu Ichida, Mitsuro Saji, Jun Iida (ROHM), Toshinori Sueyoshi (Kumamoto Univ.) RECONF2010-5
An advantage of a RLD such as an FPGA is that it can be customized after being manufactured. However, there is a problem... [more] RECONF2010-5
pp.25-30
CAS, SIP, VLD 2005-06-28
14:50
Miyagi Tohoku University Complementary Ferroelectric Capacitor Logic and its Application to Fully Parallel Arithmetic VLSI
Shoun Matsunaga, Takahiro Hanyu (Tohoku Univ.)
In this paper, we propose a Complementary Ferroelectric Capacitor Logic-in-Memory circuit that makes it possible easily ... [more] CAS2005-25 VLD2005-36 SIP2005-49
pp.61-65
 Results 1 - 5 of 5  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan