IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 20 of 33  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
SIS, ITE-BCT 2023-10-12
16:30
Yamaguchi HISTORIA UBE
(Primary: On-site, Secondary: Online)
[Tutorial Lecture] Technical Development of Intrusion Prevention Systems with Reconfigurable Devices
Tomoaki Sato (Hokusei Gakuen Univ.) SIS2023-19
The frequency of Internet use continues to increase in telework and remote work environments. Concurrently, there has be... [more] SIS2023-19
pp.19-24
HWS, VLD [detail] 2021-03-03
14:30
Online Online Measurement of Voltage-variation-tolerant Temperature Sensor for Standard CMOS Chip with On-chip Solar Cell
Shuto Murohara, Tatsuya Banno, Tomoya Kimura, Takashi Imagawa, Hiroyuki Ochi (Ritsumeikan Univ.) VLD2020-74 HWS2020-49
Aiming at realizing a CMOS-process-compatible external-component-free SoC with an on-chip solar cell and a temperature s... [more] VLD2020-74 HWS2020-49
pp.32-37
SIP, CAS, MSS, VLD 2017-06-20
15:10
Niigata Niigata University, Ikarashi Campus CMOS-compatible Temperature and Illuminance Sensor for Solar-cell-embedded Chip
Tatsuya Banno, Tomoya Kimura, Takashi Imagawa, Hiroyuki Ochi (Ritsumeikan Univ.) CAS2017-22 VLD2017-25 SIP2017-46 MSS2017-22
This paper proposes a temperature and illuminance sensor circuit that operates with about 0.5 V supply voltage harvested... [more] CAS2017-22 VLD2017-25 SIP2017-46 MSS2017-22
pp.113-118
VLD 2017-03-01
14:00
Okinawa Okinawa Seinen Kaikan Fine-Grain Power Gating of MTJ-based Non-volatile Cache and Dynamic Selection Control for Storing Cache Lines
Shota Enokido, Kimiyoshi Usami (SIT) VLD2016-102
Non-volatile Power Gating(NVPG) is a technique to power gate memory elements to reduce leakage power while keeping the s... [more] VLD2016-102
pp.1-6
ICD, CPSY 2016-12-16
14:20
Tokyo Tokyo Institute of Technology [Invited Talk] A Data-Driven Processor Realizing Trillion Sensors Universe
Hiroaki Nishikawa (Univ. of Tsukuba) ICD2016-96 CPSY2016-102
This paper introduces a data-driven processor aiming at realizing Trillion Sensors Universe. Execution control scheme in... [more] ICD2016-96 CPSY2016-102
pp.139-144
VLD, DC, CPSY, RECONF, CPM, ICD, IE
(Joint) [detail]
2016-11-29
09:00
Osaka Ritsumeikan University, Osaka Ibaraki Campus Design and Implementation Methodology of Low-power Standard cell memory with optimized body-bias separation in Silicon-on-Thin-BOX (SOTB)
Yusuke Yoshida, Kimiyoshi Usami (Shibaura Institute of Tech.) VLD2016-53 DC2016-47
We focus on the Standard Cell Memory (SCM) as another option to supersede SRAM for low-voltage operation. This paper des... [more] VLD2016-53 DC2016-47
pp.55-60
MW
(2nd)
2014-11-26
- 2014-11-28
Overseas King Mongkut's Institute of Technology Ladkrabang (KMITL), Bangkok [Poster Presentation] Study of wave propagation in short-range autonomous wireless sensor network
Ryohei Yamane, Yusuke Aritome, Toshihiko Hamasaki (HIT)
This paper reports study of RF (2.4GHz) wave propagation and it's modeling concept for short-range distance (<100meters... [more]
IPSJ-SLDM, CPSY, RECONF, VLD [detail] 2014-01-29
15:15
Kanagawa Hiyoshi Campus, Keio University A Reduction Method of Writing Operations to Non-volatile Memory by Keeping Data Difference for Low-Power Circuit Design
Hiroyuki Shinohara, Masao Yanagisawa, Shinji Kimura (Waseda Univ.) VLD2013-130 CPSY2013-101 RECONF2013-84
In order to reduce the power consumption of LSI,
unnecessary parts should be powered off with fine granularity,
and c... [more]
VLD2013-130 CPSY2013-101 RECONF2013-84
pp.167-172
EST, MWP, OPE, MW, EMT, IEE-EMT [detail] 2013-07-18
13:40
Hokkaido Wakkanai Synthesis Cultural Center The estimation method of power consumption considering traffic characteristics for communications SoCs
Ritsu Kusaba, Hiroyuki Uzawa, Tomoaki Kawamura, Kenji Kawai, Yuki Arikawa, Satoshi Shigematsu (NTT) MW2013-52 OPE2013-21 EST2013-16 MWP2013-11
We proposed a method for estimating the power consumption of communications SoC. The method consists of three steps. The... [more] MW2013-52 OPE2013-21 EST2013-16 MWP2013-11
pp.39-44
SDM, ED
(Workshop)
2012-06-27
17:15
Okinawa Okinawa Seinen-kaikan A 0.5-V 2.4-GHz CMOS Voltage-Controlled Oscillator for Wireless Sensor Network Application
Seunghyeon Kim, Hyunchol Shin (Kwangwoon Univ.)
A 0.5-V 2.4-GHz CMOS voltage-controlled oscillator is designed for wireless sensor network applications. It is based on ... [more]
RCS 2012-04-19
16:55
Kyoto Kyoto Univ. [Requested Talk]Energy Harvesting Technology for Urine-activated Sensor System
Takakuni Douseki (Ritsumeikan Univ.) RCS2012-10
In the era of sensor network, there will be a stronger demand for short-range wireless systems to connect things to the ... [more] RCS2012-10
pp.55-59
VLD 2012-03-07
15:40
Oita B-con Plaza A Design of Low-Power Color Interporation Circuits Based on Color Difference
Kouta Omobayashi, Tsuyoshi Iwagaki, Hideyuki Ichihara, Tomoo Inoue (Hiroshima City Univ.) VLD2011-143
Color interpolation, reproducing the original colors from restricted color information of a given image, is an im- porta... [more] VLD2011-143
pp.139-144
ICD 2011-12-16
13:50
Osaka   A 284-uW 1.85-GHz 20-Phase Oscillator Using Transfer Gate Phase Couplers
Keisuke Okuno, Toshihiro Konishi, Hyeokjong Lee, Shintaro Izumi, Hiroshi Kawaguchi, Masahiko Yoshimoto (Kobe Univ.) ICD2011-132
We propose a transfer gate phase coupler for a low-power multi-phase oscillator (MPOSC). The phase coupler is an nMOS tr... [more] ICD2011-132
pp.149-154
VLD 2011-03-03
11:25
Okinawa Okinawaken-Danjo-Kyodo-Sankaku Center A Low Power Hardware Architecture for Parallel Group Signature Computation
Sumio Morioka, Jun Furukawa, Kazue Sako (NEC) VLD2010-128
We've investigated architecture of H/W accelerators for parallel group signature computation, which will be used in data... [more] VLD2010-128
pp.69-74
OCS, NS, PN
(Joint)
2010-06-25
14:25
Akita Akita University High-Speed and Low-Power Control Technologies for Next Generation Ethernet
Masashi Kono, Hidehiro Toyoda, Akihiro Kanbe (Hitachi Ltd.,) OCS2010-20
Recent, power consumption in routers is increasing with speeding up transmission throughput of ethernet. Then, we propos... [more] OCS2010-20
pp.55-60
ICD 2010-04-22
09:50
Kanagawa Shonan Institute of Tech. [Invited Talk] Challenging for an ultra low-voltage SRAM by innovative design circuits and device technologies -- A 0.5V 100MHz PD-SOI SRAM using Asymmetric MOSFET and Forward Body Bias --
Koji Nii, Makoto Yabuuchi, Yasumasa Tsukamoto, Yuuichi Hirano, Toshiaki Iwamatsu, Yuji Kihara (Renesas Electronics) ICD2010-2
We investigate 0.5V 6T-SRAM with asymmetric MOSFET, which contributes to enhance the read and write margin. We also intr... [more] ICD2010-2
pp.7-12
CPM, EE 2010-02-01
14:10
Kyoto   [Invited Talk] A Wireless Self-powered System with Small Green Energy Sources
Takakuni Douseki (Ritsumeikan Univ.) EE2009-64 CPM2009-156
In the era of sensor network, there will be a stronger demand for short-range wireless systems to connect things to the ... [more] EE2009-64 CPM2009-156
pp.51-58
RCS, SIP 2010-01-22
14:50
Fukuoka Kyushu Univ. Evaluating Power Consumption of Wireless Wake-up Communication System with Bloom Filter
Takahiro Takiguchi, Shigemi Ishida, Shunsuke Saruwatari, Masateru Minami, Hiroyuki Morikawa (Univ. of Tokyo.) SIP2009-120 RCS2009-254
Excessive power consumption is a major problem in wireless communication.
This is particularly true in ubiquitous compu... [more]
SIP2009-120 RCS2009-254
pp.269-274
RECONF 2009-09-17
14:50
Tochigi Utsunomiya Univ. Low-power oriented clustering and placement tools using routability for FPGAs
Shinya Imaizumi, Masahiro Iida, Toshinori Sueyoshi (Kumamoto Univ.) RECONF2009-23
Power consumption of Field Programmable Gate Arrays (FPGAs) is larger than Application Specific Integrated Circuits (ASI... [more] RECONF2009-23
pp.25-30
RECONF 2009-05-15
10:00
Fukui   A low-power clustering tool using both routability and activity for FPGAs
Junya Eto, Motoki Amagasaki, Masahiro Iida, Toshinori Sueyoshi (Kumamoto Univ.) RECONF2009-10
Although FPGA(Field Programmable Gate Array) has high exibility, there is a problem that power consumption is larger tha... [more] RECONF2009-10
pp.55-60
 Results 1 - 20 of 33  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan