IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 5 of 5  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
NS, IN
(Joint)
2017-03-02
08:50
Okinawa OKINAWA ZANPAMISAKI ROYAL HOTEL Bottleneck Analysis on Packet Forwarding of an NDN Software Router
Junji Takemasa, Kosuke Taniguchi, Yuki Koizumi, Toru Hasegawa (Osaka Univ.) IN2016-113
To investigate potential bottlenecks of an Named Data Networking (NDN) router, we highlight how each function consumes c... [more] IN2016-113
pp.97-102
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2014-11-27
16:00
Oita B-ConPlaza Design and Evaluation of High-speed Serial Communication Mechanism for FPGA-based ASIC Emulator
Takashi Okamoto, Morihiro Kuga, Motoki Amagasaki, Masahiro Iida, Toshinori Sueyoshi (Kumamoto Univ.) RECONF2014-42
The circuit scale of Application Specific Integrated Circuit(ASIC)has been increasing. Therefore the shortening of funct... [more] RECONF2014-42
pp.45-50
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2014-11-28
13:30
Oita B-ConPlaza [Invited Talk] A 56-Gb/s Receiver Front-End with a CTLE and 1-Tap DFE in 20-nm CMOS
Yasufumi Sakai, Takayuki Shibasaki, Takumi Danjo, Hisakatsu Yamaguchi, Toshihiko Mori, Yoichi Koyanagi, Hirotaka Tamura (Fujitsu LAB.) VLD2014-96 CPM2014-127 ICD2014-70 CPSY2014-84 DC2014-50 RECONF2014-45
To meet ever-increasing demands for computing power in data centers, data rates over 50Gbps/signal (e.g., OIF CEI-56G-VS... [more] VLD2014-96 CPM2014-127 ICD2014-70 CPSY2014-84 DC2014-50 RECONF2014-45
pp.167-172(VLD), pp.27-32(CPM), pp.27-32(ICD), pp.69-74(CPSY), pp.167-172(DC), pp.63-68(RECONF)
CAS, NLP 2011-10-21
14:05
Shizuoka Shizuoka Univ. [Invited Talk] Receiver Front-End Design for CMOS High-Speed I/O
Masaya Kibune, Hirotaka Tamura, Takuji Yamamoto (FLL) CAS2011-56 NLP2011-83
A CMOS transceiver macro for wire-line communication is required to operate at higher data rate and to be compatible wit... [more] CAS2011-56 NLP2011-83
pp.135-140
LOIS, ICM, IA
(Joint)
2008-01-24
13:00
Kumamoto Sojo Univ. (Kumamoto) [Panel Discussion] The latest trend of CMOS I/O technology
Tadashi Ikeuchi, Hiroshi Onaka (Fujitsu, OITDA) TM2007-42 IA2007-40 OIS2007-84
New Energy and Industrial Technology Development Organization (NEDO) started the new project of the next generation high... [more] TM2007-42 IA2007-40 OIS2007-84
pp.1-4
 Results 1 - 5 of 5  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan