IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 20 of 56  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
ICD 2024-04-11
10:45
Kanagawa
(Primary: On-site, Secondary: Online)
[Invited Lecture] An SPN Strong PUF with SRAM-based Entropy Source Featuring Both 100-Bit Output Space and Modeling Attack Resilience
Kunyang Liu (Kyoto Univ.), Yichen Tang (Lenovo), Shufan Xu, Kiichi Niitsu (Kyoto Univ.), Hirofumi Shinohara (Waseda Univ.) ICD2024-2
Strong physically unclonable function (Strong PUF) is a hardware-security circuit that generates response outputs corres... [more] ICD2024-2
p.7
VLD, HWS, ICD 2024-03-01
12:05
Okinawa
(Primary: On-site, Secondary: Online)
Security Evaluation of Fault Analysis for SuperSonic
Shu Takemoto, Yusuke Nozaki, Masaya Yoshikawa (Meijo Univ.) VLD2023-126 HWS2023-86 ICD2023-115
SuperSonic, a low-latency lightweight block cipher, is suitable for securing edge devices with high real-time performanc... [more] VLD2023-126 HWS2023-86 ICD2023-115
pp.141-144
RECONF, VLD 2024-01-30
14:50
Kanagawa AIRBIC Meeting Room 1-4
(Primary: On-site, Secondary: Online)
FPGA-Accelerated Random Forest for Real-Time IoT Intrusion Detection
Qingyu Zeng, Yuko Hara (Tokyo Tech) VLD2023-97 RECONF2023-100
The rapid proliferation of the Internet of Things (IoT) has heightened cyber security concerns, necessitating efficient ... [more] VLD2023-97 RECONF2023-100
pp.99-104
ICSS 2023-11-16
15:20
Ishikawa IT Business Plaza Musashi and Online
(Primary: On-site, Secondary: Online)
Attack Verification and Evaluation of Incremental Fault Analysis against AES Encryption Processing Device
Miran Tamagawa, Yuichi Futa (TUT), Takehiko Mieno (AVASYS), Hiroyuki Okazaki (Shinshu University) ICSS2023-56
In recent years,there has been a growing concern about the impact of fault analysis attack,which use hardware failures a... [more] ICSS2023-56
pp.35-41
VLD, DC, RECONF, ICD, IPSJ-SLDM [detail] 2023-11-16
13:20
Kumamoto Civic Auditorium Sears Home Yume Hall
(Primary: On-site, Secondary: Online)
Tamper Resistance Evaluation on FPGA for Low-Latency Cipher Sonic
Shu Takemoto, Yusuke Nozaki, Masaya Yoshikawa (Meijo Univ.) VLD2023-49 ICD2023-57 DC2023-56 RECONF2023-52
Industry 5.0 promotes smart factories for system optimization by utilizing IoT and AI in the industrial field. The smart... [more] VLD2023-49 ICD2023-57 DC2023-56 RECONF2023-52
pp.101-105
RECONF 2023-08-04
14:55
Hokkaido Hakodate Arena
(Primary: On-site, Secondary: Online)
An Elastic FPGA-based Accelerator for Bayesian Network Structure Learning
Ryota Miyagi (The Univ. of Tokyo), Ryota Yasudo (Kyoto Univ.), Kentaro Sano (RIKEN), Hideki Takase (The Univ. of Tokyo) RECONF2023-15
A Bayesian network is a powerful model for representing knowledge involving uncertainty within discrete random variables... [more] RECONF2023-15
pp.7-12
EMM, BioX, ISEC, SITE, ICSS, HWS, IPSJ-CSEC, IPSJ-SPT [detail] 2023-07-24
14:00
Hokkaido Hokkaido Jichiro Kaikan Non-profiled Side-channel Attacks by using Clustering Scores in Deep Learning model (1) -- Attacks by using Auto Encoder against hardware-implemented AES --
Mizuki Nagahisa, Fukuda Yuta, Yoshida Kota, Fujino Takeshi (Ristumei Univ) ISEC2023-14 SITE2023-8 BioX2023-17 HWS2023-14 ICSS2023-11 EMM2023-14
In 2019, Differential Deep Learning Analysis (DDLA) was proposed as a deep-learning based side-channel attack in non-pro... [more] ISEC2023-14 SITE2023-8 BioX2023-17 HWS2023-14 ICSS2023-11 EMM2023-14
pp.1-6
CCS 2023-03-26
11:15
Hokkaido RUSUTSU RESORT Hardware Implementation of Predictive Coding Networks based on the Free Energy Principle
Naruki Hagiwara, Takafumi Kunimi, Kota Ando (Hokkaido Univ.), Megumi Akai (Hokkaido Univ./Osaka Univ.), Tetsuya Asai (Hokkaido Univ.) CCS2022-69
Agents form generative models in the brain through perception and actions for adapting to the external environment. In t... [more] CCS2022-69
pp.36-41
NLP, MSS 2023-03-17
15:25
Nagasaki
(Primary: On-site, Secondary: Online)
Chaotic Response of Hardware Small World Neural Network with STDP
Takuto Yamaguchi, Katsutoshi Saeki, Yoshiki Sasaki (Nihon Univ.) MSS2022-106 NLP2022-151
The role of chaotic activity in the brain function is still unclarified. However, it is possible to estimate the role by... [more] MSS2022-106 NLP2022-151
pp.210-213
HWS, VLD 2023-03-02
15:20
Okinawa
(Primary: On-site, Secondary: Online)
Secure Cache System against On-Chip Threats
Keisuke Kamahori, Shinya Takamaeda (UTokyo) VLD2022-95 HWS2022-66
In this paper, we propose a new threat model for secure processor design that considers on-chip threats.
Also, we desi... [more]
VLD2022-95 HWS2022-66
pp.113-118
IA, ICSS 2022-06-24
10:25
Nagasaki Univ. of Nagasaki
(Primary: On-site, Secondary: Online)
Application of Adversarial Examples to Physical ECG Signals
Taiga Ono (Waseda Univ.), Takeshi Sugawara (UEC), Jun Sakuma (Tsukuba Univ./RIKEN), Tatsuya Mori (Waseda Univ./RIKEN/NICT) IA2022-11 ICSS2022-11
This work aims to assess the reality and feasibility of applying adversarial examples to attack cardiac diagnosis system... [more] IA2022-11 ICSS2022-11
pp.61-66
HWS 2022-04-26
10:55
Tokyo AIST Tokyo Waterfront (Annex)
(Primary: On-site, Secondary: Online)
Deep Learning Side-Channel Attacks against Hardware-Implemented Lightweight Cipher Midori64
Madoka Sako, Kunihiro Kuroda, Yuta Fukuda, Kota Yoshida, Takeshi Fujino (Ritsumeikan Univ.) HWS2022-2
Midori is a lightweight cipher and it is developed to achieve superior circuit size, low latency, and low power consumpt... [more] HWS2022-2
pp.7-12
CCS 2022-03-27
14:50
Hokkaido RUSUTSU RESORT HOTEL & CONVENTION
(Primary: On-site, Secondary: Online)
Examination of neuromorphic circuit architecture consisting of 3D wiring memory devices
Naruki Hagiwara, Yoshiki Amemiya, Ali Emiliano Jose, Tetsuya Asai (Hokkaido Univ.), Megumi Akai-Kasaya (Hokkaido Univ./Osaka Univ.) CCS2021-46
Analog neural network circuits using non-volatile analog resistance change memory devices have been developed mainly bas... [more] CCS2021-46
pp.60-65
VLD, HWS [detail] 2022-03-08
13:00
Online Online Implementation Evaluation of Glitch PUF Using a Low-Latency Cryptography MANTIS
Kosuke Hamaguchi, Shu Takemoto, Yusuke Nozaki, Masaya Yoshikawa (Meijo Univ.) VLD2021-96 HWS2021-73
This paper proposes a low-latency cipher MANTIS based PUF which uses signal glitch during encryption. The security level... [more] VLD2021-96 HWS2021-73
pp.111-116
CAS, CS 2022-03-04
13:45
Online Online Evaluation of Trojan Detector for AI Hardware
Shu Takemoto, Yoshiya Ikezaki, Yusuke Nozaki, Masaya Yoshikawa (Meijo Univ.) CAS2021-94 CS2021-96
In recent years, AI edge computing has been expanding to realize real-time inference by implementing AI models on edge d... [more] CAS2021-94 CS2021-96
pp.106-111
MBE, NC
(Joint)
2022-03-02
15:20
Online Online NC2021-56 We propose a spin-wave antenna structure that penetrates a garnet film, which we named film-penetrating transducers (FPT... [more] NC2021-56
pp.50-55
ICSS, IPSJ-SPT 2021-03-02
16:25
Online Online Security Evaluation of PUF utilizing Unrolled Architecture
Yusuke Nozaki, Kensaku Asahi, Masaya Yoshikawa (Meijo Univ.) ICSS2020-53
To improve the security of LSI circuit, physically unclonable functions (PUF) have been attracted attention. The glitch ... [more] ICSS2020-53
pp.160-165
CPSY, RECONF, VLD, IPSJ-ARC, IPSJ-SLDM [detail] 2021-01-25
14:50
Online Online Efficient Attention Mechanism by Softmax Function with Trained Coefficient
Kaito Hirota (UT), O'uchi Shinichi (AIST), Fujita Masahiro (UT) VLD2020-48 CPSY2020-31 RECONF2020-67
BERT is a neural network model which has accomplished state-of-the-art performance on eleven natural language processing... [more] VLD2020-48 CPSY2020-31 RECONF2020-67
pp.52-57
CPSY, RECONF, VLD, IPSJ-ARC, IPSJ-SLDM [detail] 2021-01-25
15:15
Online Online A High-speed Convolutional Neural Network Accelerator for an Adaptive Resolution on an FPGA
Koki Sayama, Akira Jinguji, Naoto Soga, Hiroki Nakahara (Tokyo Tech) VLD2020-49 CPSY2020-32 RECONF2020-68
In recent years, CNN has been used for various tasks in the field of computer vision and has achievedexcellent performan... [more] VLD2020-49 CPSY2020-32 RECONF2020-68
pp.58-62
MBE, NC
(Joint)
2020-12-18
15:15
Online Online A Study on Recall of Temporal Pattern Using Hopfield Network with Pulse-type Hardware Neuron Model
Yoshiki Sasaki, Katsutoshi Saeki (Nihon Univ.) NC2020-29
Previously, we proposed a pulse-type hardware chaotic neuron model.In this paper, we report on a pulsed neural network t... [more] NC2020-29
pp.7-12
 Results 1 - 20 of 56  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan