| IEICE Technical Committee Submission System Conference Schedule |
Online Proceedings [Sign in] Tech. Rep. Archives |
All Technical Committee Conferences (Searched in: All Years)
| Committee | Date Time | Place | Paper Title / Authors | Abstract | Paper # | |
| VLD, HWS, ICD | 2024-03-01 16:20 |
Okinawa | (Primary: On-site, Secondary: Online) |
An Efficient Hardware Approach for High-Speed SPHINCS+ Signature Generation Yuta Takeshima, Makoto Ikeda (The Univ. of Tokyo)  VLD2023-132 HWS2023-92 ICD2023-121 |
This study addresses the challenges traditional cryptographic systems face with the advent of quantum computers by focus... [more] | VLD2023-132 HWS2023-92 ICD2023-121 pp.173-177 |
| RECONF, VLD | 2024-01-30 13:20 |
Kanagawa | AIRBIC Meeting Room 1-4 (Primary: On-site, Secondary: Online) |
Reduction of Circuit Size by Optimizing Status Registers in Full Hardware RTOS-Based Systems Kei Mikami, Nagisa Ishiura (Kansei Gakuin Univ.), Hiroyuki Tomiyama (Ritsumeikan Univ.), Hiroyuki Kanbara (ASTEM) VLD2023-94 RECONF2023-97 |
This article presents a technique for handling increased number of tasks by reducing both circuit size and critical path... [more] | VLD2023-94 RECONF2023-97 pp.81-86 |
| RECONF, VLD | 2024-01-30 14:50 |
Kanagawa | AIRBIC Meeting Room 1-4 (Primary: On-site, Secondary: Online) |
FPGA-Accelerated Random Forest for Real-Time IoT Intrusion Detection Qingyu Zeng, Yuko Hara (Tokyo Tech) VLD2023-97 RECONF2023-100 |
The rapid proliferation of the Internet of Things (IoT) has heightened cyber security concerns, necessitating efficient ... [more] | VLD2023-97 RECONF2023-100 pp.99-104 |
| IE, CS, IPSJ-AVM [detail] | 2023-12-11 15:30 |
Fukuoka | Kyushu Institute of Technology (Primary: On-site, Secondary: Online) |
[Special Invited Talk]
High-Performance Image Processing Utilizing Hardware Norishige Fukushima (nitech) CS2023-83 IE2023-25 |
High-speed image signal processing is important to realize applications in various environments. To complete image proc... [more] |
CS2023-83 IE2023-25 p.16 |
| ICSS | 2023-11-16 15:20 |
Ishikawa | IT Business Plaza Musashi and Online (Primary: On-site, Secondary: Online) |
Attack Verification and Evaluation of Incremental Fault Analysis against AES Encryption Processing Device Miran Tamagawa, Yuichi Futa (TUT), Takehiko Mieno (AVASYS), Hiroyuki Okazaki (Shinshu University) ICSS2023-56 |
In recent years，there has been a growing concern about the impact of fault analysis attack，which use hardware failures a... [more] | ICSS2023-56 pp.35-41 |
| VLD, DC, RECONF, ICD, IPSJ-SLDM [detail] | 2023-11-16 13:20 |
Kumamoto | Civic Auditorium Sears Home Yume Hall (Primary: On-site, Secondary: Online) |
Tamper Resistance Evaluation on FPGA for Low-Latency Cipher Sonic Shu Takemoto, Yusuke Nozaki, Masaya Yoshikawa (Meijo Univ.) VLD2023-49 ICD2023-57 DC2023-56 RECONF2023-52 |
Industry 5.0 promotes smart factories for system optimization by utilizing IoT and AI in the industrial field. The smart... [more] | VLD2023-49 ICD2023-57 DC2023-56 RECONF2023-52 pp.101-105 |
| VLD, DC, RECONF, ICD, IPSJ-SLDM [detail] | 2023-11-16 13:45 |
Kumamoto | Civic Auditorium Sears Home Yume Hall (Primary: On-site, Secondary: Online) |
VLD2023-50 ICD2023-58 DC2023-57 RECONF2023-53 |
In stochastic computing, which is a computational method with probabilities, various one-input functions, such as absolu... [more] | VLD2023-50 ICD2023-58 DC2023-57 RECONF2023-53 pp.106-111 |
| VLD, DC, RECONF, ICD, IPSJ-SLDM [detail] | 2023-11-17 10:25 |
Kumamoto | Civic Auditorium Sears Home Yume Hall (Primary: On-site, Secondary: Online) |
Low-Latency Hardware Implementation for SPHINCS+ signature generation Yuta Takeshima, Makoto Ikeda (The Univ. of Tokyo) VLD2023-69 ICD2023-77 DC2023-76 RECONF2023-72 |
In recent years, research and standardization of post-quantum cryptography have been actively pursued. In 2022, the digi... [more] | VLD2023-69 ICD2023-77 DC2023-76 RECONF2023-72 pp.200-204 |
| SR | 2023-11-09 16:10 |
Miyagi | (Primary: On-site, Secondary: Online) |
PMCW radar using Zadoff-Chu sequence for radar-communication integration (2)
-- Effects of Hardware Imperfections on Correlation Detection Performance -- Rikuto Kondo, Masahiro Umehira, Katsuyuki Fujii, Yasuyuki Okumura (Nanzan Univ.) SR2023-53 |
Radar-communication integration systems combining radar functions required for sensing in automatic driving and advanced... [more] | SR2023-53 pp.36-41 |
| NS | 2023-10-04 14:55 |
Hokkaido | Hokkaidou University + Online (Primary: On-site, Secondary: Online) |
Study of high availability VPN gateway with hardware accelerator Kotomi Takahashi, Katsuma Miyamoto, Hiroki kano, Shinya Kawano, Yasuyuki matsuoka (NTT) NS2023-75 |
In recent years, the amount of VPN (Virtual Private Network) traffic has been increasing due to the spread of teleworkin... [more] | NS2023-75 p.29 |
| RECONF | 2023-09-14 16:10 |
Tokyo | Tokyo University of Agriculture and Technology Koganei campus (Primary: On-site, Secondary: Online) |
Building Simulation Environment for Reconfigurable Virtual Accelerator (ReVA) Shunya Kawai, Kazuki Yaguchi, Eriko Maeda (TUAT), Yasunori Osana (Kumamoto Univ.), Takefumi Miyoshi (WasaLabo), Hironori Nakajo (TUAT) RECONF2023-21 |
In this paper，we propose a simulation environment using Post-Implementation Simulation of Vivado to confirm functions of... [more] | RECONF2023-21 pp.11-12 |
| RECONF | 2023-09-14 16:40 |
Tokyo | Tokyo University of Agriculture and Technology Koganei campus (Primary: On-site, Secondary: Online) |
Implementation and Evaluation of a Hardware Accelerator using High-Speed Data Transfer with the Vector Register Sharing Mechanism Go Akamatsu, Tomoaki Tanaka (TUAT), Kiyofumi Tanaka (JAIST), Yasunori Osana (Kumamoto Univ.), Takefumi Miyoshi (Wasalabo), Jubee Tada (Yamagata Univ.), Hironori Nakajo (TUAT) RECONF2023-24 |
Vector processors can load lots of data and perform operations in parallel. The Vector Register Sharing Mechanism, prop... [more] |
RECONF2023-24 pp.18-19 |
| RECONF | 2023-09-15 13:25 |
Tokyo | Tokyo University of Agriculture and Technology Koganei campus (Primary: On-site, Secondary: Online) |
Implementation and Evaluation of a Hardware Accelerator via Vector Register Sharing Mechanism for Massive Data Transfer Michiya Kato, Tomoaki Tanaka (TUAT), Kiyofumi Tanaka (JAIST), Yasunori Osana (Kumamoto Univ.), Takefumi MIyoshi (Wasarabo LLC), Jubee Tada (Yamagata Univ.), Hironori Nakajo (TUAT) RECONF2023-29 |
Vector Register Sharing Mechanism is a method of data transfer by connecting some of the vector registers in the vector ... [more] | RECONF2023-29 pp.40-45 |
| RECONF | 2023-08-04 14:55 |
Hokkaido | Hakodate Arena (Primary: On-site, Secondary: Online) |
An Elastic FPGA-based Accelerator for Bayesian Network Structure Learning Ryota Miyagi (The Univ. of Tokyo), Ryota Yasudo (Kyoto Univ.), Kentaro Sano (RIKEN), Hideki Takase (The Univ. of Tokyo) RECONF2023-15 |
A Bayesian network is a powerful model for representing knowledge involving uncertainty within discrete random variables... [more] | RECONF2023-15 pp.7-12 |
| EMM, BioX, ISEC, SITE, ICSS, HWS, IPSJ-CSEC, IPSJ-SPT [detail] | 2023-07-24 14:00 |
Hokkaido | Hokkaido Jichiro Kaikan | Non-profiled Side-channel Attacks by using Clustering Scores in Deep Learning model (1)
-- Attacks by using Auto Encoder against hardware-implemented AES -- Mizuki Nagahisa, Fukuda Yuta, Yoshida Kota, Fujino Takeshi (Ristumei Univ) ISEC2023-14 SITE2023-8 BioX2023-17 HWS2023-14 ICSS2023-11 EMM2023-14 |
In 2019, Differential Deep Learning Analysis (DDLA) was proposed as a deep-learning based side-channel attack in non-pro... [more] | ISEC2023-14 SITE2023-8 BioX2023-17 HWS2023-14 ICSS2023-11 EMM2023-14 pp.1-6 |
| CCS | 2023-03-26 11:15 |
Hokkaido | RUSUTSU RESORT | Hardware Implementation of Predictive Coding Networks based on the Free Energy Principle Naruki Hagiwara, Takafumi Kunimi, Kota Ando (Hokkaido Univ.), Megumi Akai (Hokkaido Univ./Osaka Univ.), Tetsuya Asai (Hokkaido Univ.) CCS2022-69 |
Agents form generative models in the brain through perception and actions for adapting to the external environment. In t... [more] | CCS2022-69 pp.36-41 |
| SP, IPSJ-SLP, EA, SIP [detail] | 2023-03-01 16:30 |
Okinawa | (Primary: On-site, Secondary: Online) |
Low-bit Image Restoration with Loop-unrolled ISTA Shu Abe, Soushi Takahashi, Shogo Muramatsu (Niigata Univ) EA2022-125 SIP2022-169 SP2022-89 |
This study proposes a low-bit image restoration method based on a loop-unrolled network of Iterative Shrinkage Threshold... [more] | EA2022-125 SIP2022-169 SP2022-89 pp.288-293 |
| SS, IPSJ-SE, KBSE [detail] | 2022-07-28 16:30 |
Hokkaido | Hokkaido-Jichiro-Kaikan (Sapporo) (Primary: On-site, Secondary: Online) |
Deep Learning Power Analysis Against Protected PRINCE Shu Takemoto, Yoshiya Ikezaki, Yusuke Nozaki, Masaya Yoshikawa (Meijo Univ.) SS2022-4 KBSE2022-14 |
In recent years, with the development of deep learning, AI has been incorporated in the field of cyber security. On the ... [more] | SS2022-4 KBSE2022-14 pp.19-24 |
| AI | 2022-07-04 10:40 |
Hokkaido | (Primary: On-site, Secondary: Online) |
Deep Learning Side-Channel Attacks for Rolled Architecture of PRINCE and Midori128 Shu Takemoto, Yoshiya Ikezaki, Yusuke Nozaki, Masaya Yoshikawa (Meijo Univ.) AI2022-3 |
With the recent expansion of small autonomous mobile robots such as drones, cyber security for small devices is very imp... [more] | AI2022-3 pp.13-18 |
| SR | 2022-05-11 15:40 |
Tokyo | NICT Koganei (Primary: On-site, Secondary: Online) |
[Invited Lecture]
vRAN Acceleration by GPU
-- NVIDIA Platform and Aerial SDK -- Hashimoto Noriyuki, Noda Makoto (NVIDIA) SR2022-3 |
Virtualized RAN (vRAN) and Open RAN are promising technologies for the 5G and beyond 5G systems, where vRAN is composed ... [more] | SR2022-3 pp.13-17 |
[Return to Top Page]