IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 9 of 9  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
RCS, SAT
(Joint)
2021-08-27
14:30
Online Online Antenna Configuration and Robust Receiver Design for Scalable Cell-Free Massive MIMO with Capacity Limited Fronthaul
Kengo Ando (UEC), Hiroki Iimori, Giuseppe Abreu (JUB), Takumi Takahashi (Osaka Univ), Koji Ishibashi (UEC) RCS2021-114
In this paper, we investigate an uplink signal detection problem in scalable cell-free massive multiple input multiple o... [more] RCS2021-114
pp.79-84
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC [detail] 2021-03-26
11:20
Online Online A Don't Care Filling Method of Control Signals for Controllers to Enhance Fault Diagnosability at Register Transfer Level
Kohei Tsuchibuchi, Toshinori Hosokawa (Nihon Univ), Koji Yamazaki (Meiji Univ.) CPSY2020-62 DC2020-92
With the progress of semiconductor technology in recent years, fault analysis is important to improve the yield of VLSIs... [more] CPSY2020-62 DC2020-92
pp.73-78
ICTSSL, CAS 2020-01-30
13:10
Tokyo   [Invited Talk] A Proposal of MOS LSI Analog Sign-Off Verification.
Kimihiro Ogawa (Success Inc.) CAS2019-70 ICTSSL2019-39
In analog MOS circuit sign-off verification to guarantee design yield, it is well known that analog oriented methodology... [more] CAS2019-70 ICTSSL2019-39
pp.35-41
QIT
(2nd)
2017-11-17
10:50
Saitama Saitama University Parameter Estimation of Quantum States from Optimal Design of Experiments
Jun Suzuki (UEC)
The problem of estimating parametric family of quantum states is analyzed based on the theory of optimal design of exper... [more]
IA, IPSJ-IOT, SITE [detail] 2014-02-28
09:55
Ishikawa Hotel Rurikoh A Study on Privacy Protection Dealing with Real-Time Big Data -- A Case Study on Health Care Services with Cloud Computing --
Kanako Kawaguchi (Chiba Univ.) SITE2013-66 IA2013-91
Our society has exploited a large amount of big data, and that is expected to yield nice profits for us. As computers im... [more] SITE2013-66 IA2013-91
pp.109-114
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2011-11-29
17:00
Miyazaki NewWelCity Miyazaki [Keynote Address] Lithography : past, present, and future
Shigeki Nojima (Toshiba) VLD2011-81 CPM2011-161 ICD2011-93 CPSY2011-48 DC2011-57 RECONF2011-49
Lithography is one of the key technologies for semiconductor device shrink. For example, wave length
becomes shorter an... [more]
VLD2011-81 CPM2011-161 ICD2011-93 CPSY2011-48 DC2011-57 RECONF2011-49
p.171(VLD), p.65(CPM), p.65(ICD), p.33(CPSY), p.171(DC), p.45(RECONF)
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2009-12-03
13:45
Kochi Kochi City Culture-Plaza A Yield Model with Testability and Repairability
Yujiro Amano, Yuki Yoshikawa, Hideyuki Ichihara, Tomoo Inoue (Hiroshima City Univ.) VLD2009-54 DC2009-41
For deep-submicron technology, the increase in transitive and permanent faults of LSIs is a critical problem due to the ... [more] VLD2009-54 DC2009-41
pp.89-94
WBS, SIP 2007-08-07
09:05
Kochi Green Hall (2nd fl.), Kochi Green-Kaikan WLS Design of Odd-Order Variable Fractional-Delay Filters Using Coefficient-Symmetry
Tian-Bo Deng (Toho Univ.) SIP2007-73 WBS2007-22
Our previous work has shown that coefficient-symmetry can be exploited for designing high-accuracy and low-complexity ev... [more] SIP2007-73 WBS2007-22
pp.7-12
CAS, SIP, VLD 2007-06-22
11:30
Hokkaido Hokkaido Tokai Univ. (Sapporo) Power Constrained IP Core Wrapper Design with Partitioned Clock Domains
Thomas Edison Yu, Tomokazu Yoneda (NAIST), Danella Zhao (Unive. of Louisiana), Hideo Fujiwara (NAIST) CAS2007-25 VLD2007-41 SIP2007-55
Rapid developments in VLSI technology has made it possible to embed whole system components onto a single chip, called S... [more] CAS2007-25 VLD2007-41 SIP2007-55
pp.37-42
 Results 1 - 9 of 9  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan