| IEICE Technical Committee Submission System Conference Schedule |
Online Proceedings [Sign in] Tech. Rep. Archives |
All Technical Committee Conferences (Searched in: All Years)
| Committee | Date Time | Place | Paper Title / Authors | Abstract | Paper # | |
| RCC, ISEC, IT, WBS | 2024-03-14 14:40 |
Osaka | Osaka Univ. (Suita Campus) | Encrypted data sharing system based on IBE secure against the KGC Hinata Nishino, Emura keita (Kanazawa Univ)  IT2023-119 ISEC2023-118 WBS2023-107 RCC2023-101 |
Encryption technology to send and share data is popularized. However, these tools can protect communication route, but t... [more] | IT2023-119 ISEC2023-118 WBS2023-107 RCC2023-101 pp.273-278 |
| VLD, HWS, ICD | 2024-02-29 15:55 |
Okinawa | (Primary: On-site, Secondary: Online) |
[Memorial Lecture]
Modeling of Tamper Resistance to Electromagnetic Side-channel Attacks on Voltage-scaled Circuits Kazuki Minamiguchi, Yoshihiro Midoh, Noriyuki Miura, Jun Shiomi (Osaka Univ.) VLD2023-117 HWS2023-77 ICD2023-106 |
The threat of information leakage by Side-Channel Attacks (SCAs) using ElectroMagnetic (EM) leakage is becoming more and... [more] | VLD2023-117 HWS2023-77 ICD2023-106 p.99 |
| SIP, IT, RCS | 2024-01-18 17:35 |
Miyagi | (Primary: On-site, Secondary: Online) |
A Study on Decoding Performance Improvement by Using Non-binary LDPC Codes in Outer Channel Coding-Concatenated Chaos Coded Modulation Ryo Tozawa, Seiya Yamashita, Eiji Okamoto (NITech), Horiike Naoto, Tetsuya Yamamoto (Panasonic) IT2023-55 SIP2023-88 RCS2023-230 |
With the rapid expansion of the Internet of Things (IoT) in recent years, the need to improve the confidentiality of wir... [more] | IT2023-55 SIP2023-88 RCS2023-230 pp.133-138 |
| EMM | 2024-01-17 09:55 |
Miyagi | Tohoku Univ. (Primary: On-site, Secondary: Online) |
An encryption method of JPEG bitstreams for partially disclosing visual information Mare Hirose, Shoko Imaizumi (Chiba Univ.), Kiya Hitoshi (Tokyo Metropolitan Univ) EMM2023-85 |
In this paper, we propose an encryption method for JPEG codestreams in which the file size is invariant before and after... [more] | EMM2023-85 pp.26-31 |
| AP, SANE, SAT (Joint) |
2023-07-12 14:40 |
Hokkaido | The Citizen Activity Center (Primary: On-site, Secondary: Online) |
Improvement of key generation efficiency of free-space optical physical layer cryptography using polar code Ryuto Terada (Nitech), Hiroyuki Endo (NICT), Kensuke Yamaura, Eiji Okamoto (Nitech), Mitsuo Kitamura (NICT), Ryosuke Shimizu (UEC), Morio Toyoshima, Mikio Hujiwara, Masahide Sasaki (NICT) SAT2023-12 |
Quantum key distribution is known as a secure key sharing technology against all physically possible attacks. However, t... [more] | SAT2023-12 pp.13-18 |
| SeMI, RCS, RCC, NS, SR (Joint) |
2023-07-13 09:25 |
Osaka | Osaka University Nakanoshima Center + Online (Primary: On-site, Secondary: Online) |
A Study on Complexity Reduction of Bit Assignment and Performance Improvement by Channel Code Concatenation in Chaos Modulation Ryo Tozawa, Yuuki Mori, Seiya Yamashita, Eiji Okamoto (NITech), Tetsuya Yamamoto (Panasonic) RCS2023-86 |
In recent years, with the rapid increase of Internet of Things (IoT) devices in industries, healthcare, and other fields... [more] | RCS2023-86 pp.33-38 |
| RECONF | 2015-06-20 11:35 |
Kyoto | Kyoto University | FPGA Implementation of a key generation circuit using PUF and Fuzzy Extractor on SASEBO-G3 Yohei Hori, Toshihiro Katashita (AIST) RECONF2015-19 |
We implemented a key generation circuit using a Physically Unclonable Function (PUF) and Fuzzy Extractor (FE) to a Kinte... [more] | RECONF2015-19 pp.103-108 |
| VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM (Joint) [detail] |
2011-11-28 09:25 |
Miyazaki | NewWelCity Miyazaki | Scan-based Attack against Triple DES Cryptosystems Using Scan Signatures Hirokazu Kodera, Masao Yanagisawa, Nozomu Togawa (Waseda Univ.) VLD2011-53 DC2011-29 |
Scan-path test is one of the useful design-for-test techniques, which can observe and control registers inside LSIs. On ... [more] | VLD2011-53 DC2011-29 pp.7-12 |
| RECONF | 2011-09-27 09:00 |
Aichi | Nagoya Univ. | Case Studies on an FPGA with System-Level Multiprocessor Design Toolset Seiya Shibata, Yuki Ando, Shinya Honda (Nagoya Univ.), Hiroyuki Tomiyama (Ritsumeikan Univ.), Hiroaki Takada (Nagoya Univ.) RECONF2011-32 |
This paper presents a system-level multiprocessor design toolkit: SystemBuilder. SystemBuilder enables system designers... [more] | RECONF2011-32 pp.57-62 |
| RCS, SAT (Joint) |
2011-08-25 10:30 |
Niigata | Niigata Univ. | [Requested Talk] Advances in error correction code technologies for information and communication systems Wataru Matsumoto (Mitsubishi Electric Corp.) SAT2011-19 RCS2011-114 |
Recent progress in forward error correction (FEC) for information-communication systems will be reviewed. We will descri... [more] | SAT2011-19 RCS2011-114 p.19 |
| VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM (Joint) [detail] |
2010-11-30 10:45 |
Fukuoka | Kyushu University | FPGA design and test methodology for communication frame processinng Ritsu Kusaba, Kenji Kawai, Sadayuki Yasuda, Satoshi Shigematsu, Mamoru Nakanishi, Masami Urano (NTT) VLD2010-67 DC2010-34 |
For large-scale and high-speed frame processing on a ＦＰＧＡ board, we propose a new design method based on the property of... [more] | VLD2010-67 DC2010-34 pp.73-78 |
| IPSJ-SLDM, VLD, CPSY, RECONF [detail] | 2010-01-26 09:50 |
Kanagawa | Keio Univ (Hiyoshi Campus) | Evaluation of Hardware/Software Partitioning Method with Consideration of Software Parallelization Junya Matsunaga, Michiaki Muraoka (Kochi Univ.), Dai Araki (InterDesign Technologies, Inc.) VLD2009-71 CPSY2009-53 RECONF2009-56 |
In this research , we proposed an effective hardware/software partitioning methodology based on C description with consi... [more] | VLD2009-71 CPSY2009-53 RECONF2009-56 pp.13-18 |
| VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM (Joint) [detail] |
2009-12-02 15:20 |
Kochi | Kochi City Culture-Plaza | Evaluation of Hardware/Software Partitioning Method with Consideration of Timing Junya Matsunaga, Michiaki Muraoka (Kochi Univ.) VLD2009-46 DC2009-33 |
The optimal hardware/software partitioning is an important issue in the system level design. In the conventional design,... [more] | VLD2009-46 DC2009-33 pp.31-36 |
| VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM (Joint) [detail] |
2009-12-03 11:00 |
Kochi | Kochi City Culture-Plaza | A Quantitative Evaluation of Security for Scan-based Side Channel Attack and Countermeasures Yuma Ito, Masayoshi Yoshimura, Hiroto Yasuura (Kyushu Univ) VLD2009-52 DC2009-39 |
There is a potential that the secret information on an encryption LSI is leaked from a scan chain. There are many counte... [more] | VLD2009-52 DC2009-39 pp.73-78 |
| VLD | 2009-03-12 09:15 |
Okinawa | Chip evaluation and implimentation of DES encryption using via-programmable-device VPEX Masahide Kawarasaki, Tomohiro Nishimoto, Yuuichi Kokushou, Kazuma Kitamura, Shouta Yamada (Ritsumeikan Univ.), Masaya Yoshikawa (Meijyou Univ.), Takeshi Fujino (Ritsumeikan Univ.) VLD2008-139 |
We have been studied the via-programmable-device VPEX (Via Programmable logic using EXclusive or array) whose logic elem... [more] | VLD2008-139 pp.77-82 |
|
| VLD | 2009-03-12 10:05 |
Okinawa | Differential Power Analysis of bit-value against cipher implementation on FPGA Kazuki Okuyama, Kenji Kojima, Yuki Makino, Takeshi Fujino (Ritsumei Univ.) VLD2008-141 |
DPA side-channel attack is the encryption-key estimation method by the statistical analysis on circuit consumption power... [more] | VLD2008-141 pp.89-94 |
|
| VLD, ICD | 2008-03-07 14:40 |
Okinawa | TiRuRu | Implementation and Evaluation of Network Security using An Embedded Programmable Logic Matrix (ePLX) Mitsutaka Matsumoto, Shun Kimura (Ritsumeikan Univ.), Hirofumi Nakano, Takenobu Iwao, Yoshihiro Okuno, Kazutami Arimoto (Renesas Technology Corp.), Tomonori Izumi, Takeshi Fujino (Ritsumeikan Univ.) VLD2007-165 ICD2007-188 |
Low Cost Network Appliance with low power microprocessor must be connected with networks in order to realize ubiquitous ... [more] | VLD2007-165 ICD2007-188 pp.53-58 |
| DC | 2008-02-08 14:15 |
Tokyo | Kikai-Shinko-Kaikan Bldg. | An evaluation of encryption LSI testability against scan based attack Yuma Ito, Masayoshi Yoshimura, Hiroto Yasuura (Kyushu Univ.) DC2007-76 |
Recently, an encryption LSI is embedded in a variety of digital products for security and copyright protection. Most L... [more] |
DC2007-76 pp.57-62 |
| COMP | 2007-09-20 10:35 |
Aichi | Alternating tricodes and modified RSA cryptosystems Feng Ding, Shuji Jimbo, Kosaburo Hashiguchi (Okayama Univ.) COMP2007-33 |
In previous papers, we introduce the notions of bicodes, alternating bicodes and tricodes, and propose modified RSA cryp... [more] | COMP2007-33 pp.5-12 |
|
[Return to Top Page]