IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 7 of 7  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
ICD, HWS 2023-10-31
15:00
Mie  
(Primary: On-site, Secondary: Online)
Side-Channel Leakage Evaluation of 3D CMOS Chip Stacking
Kazuki Monta, Rikuu Hasegawa, Takuji Miki, Makoto Nagata (Kobe Univ.) HWS2023-57 ICD2023-36
2.5D and 3D packaging are methodologies that include multiple integrated circuit (IC) chips. They deliver enhanced perfo... [more] HWS2023-57 ICD2023-36
pp.16-19
HWS 2023-04-14
15:10
Oita
(Primary: On-site, Secondary: Online)
Electromagnetic fault injection attacks on cryptographic IC chips and analysis of internal voltage fluctuation
Rikuu Hasegawa, Takuya Wadatsumi, Kazuki Monta, Takuji Miki, Makoto Nagata (Kobe Univ) HWS2023-5
Cryptographic IC chips are subject to the threat of fault injection attacks, which cause circuit malfunctions through in... [more] HWS2023-5
pp.16-19
EMCJ, IEE-SPC
(Joint)
2019-11-15
15:50
Tokyo Kikai-Shinko-Kaikan Bldg. Measurement of an Effect of Resolution of Side Channel Waveform on Acquisition of Secret Key
Kohei Utsumi (Tohoku Univ), Yu-ichi Hayashi (NAIST), Takaaki Mizuki, Hideaki Sone (Tohoku Univ) EMCJ2019-73
A side-channel attack is known as a serious threat which can obtain a secret key by analyzing physical information leaka... [more] EMCJ2019-73
pp.13-16
EMCJ, IEE-EMC, IEE-MAG 2018-11-22
15:10
Overseas KAIST [Poster Presentation] A Specification Method of Faulty Bytes in Cryptographic Module Using EM Information Leakage
Naoto Saga (Tohoku Univ.), Yu-ichi Hayashi (NAIST), Takaaki Mizuki, Hideaki Sone (Tohoku Univ.) EMCJ2018-68
Fault analysis methods such as Differential Fault Analysis (DFA) need ciphertexts which have specific timing faults and ... [more] EMCJ2018-68
pp.39-40
HWS 2018-04-13
11:10
Fukuoka   Identifying bottlenecks on social implementation of IoT Security
Hiroki Kunii, Hiroyuki Date, Tadahiko Ito (SECOM) HWS2018-2
With the explosive popularization of IoT devices, the security technology of IoT becomes more important. Howerver, it is... [more] HWS2018-2
pp.5-10
EMCJ 2017-11-22
16:05
Tokyo Kikai-Shinko-Kaikan Bldg. Efficient Evaluation Method for Information Leakage of Cryptographic Devices Based on Frequency Selection
Airi Sugimoto (Tohoku Univ.), Daisuke Fujimoto, Yu-ichi Hayashi (NAIST), Takaaki Mizuki, Hideaki Sone (Tohoku Univ.) EMCJ2017-75
Evaluating electromagnetic information leakage from a cryptographic device takes a considerable amount of time because o... [more] EMCJ2017-75
pp.63-66
ISEC 2012-09-21
17:05
Tokyo Kikai-Shinko-Kaikan Bldg. An Efficient Method of Strictly Evaluating Side-Channel Security
Takeshi Kishikawa, Shohei Saito, Yuu Tsuchiya, Tsuyoshi Toyama, Tsutomu Matsumoto (Yokohama Nat'l Univ.) ISEC2012-56
Evaluation of side-channel security, i.e., resistance against side-channel attacks of cryptographic modules is definitel... [more] ISEC2012-56
pp.67-74
 Results 1 - 7 of 7  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan