|
|
All Technical Committee Conferences (Searched in: All Years)
|
|
Search Results: Conference Papers |
Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
DC |
2019-02-27 10:55 |
Tokyo |
Kikai-Shinko-Kaikan Bldg. |
Efficient Challenge-Response Pairs Generation and Evaluation for PUF Circuit Using BIST Circuit During Manufacturing Test Tomoki Mino, Shintani Michihiro, Michiko Inoue (NAIST) DC2018-75 |
Recently, counterfeited ICs have become a big problem for semiconductor supply chains. One of the countermeasures for th... [more] |
DC2018-75 pp.25-30 |
EMM, ISEC, SITE, ICSS, IPSJ-CSEC, IPSJ-SPT [detail] |
2013-07-18 14:50 |
Hokkaido |
|
Evaluation Method for Arbiter PUF on FPGA and Its Vulnerability Takanori Machida, Toshiki Nakasone, Kazuo Sakiyama (UEC) ISEC2013-18 SITE2013-13 ICSS2013-23 EMM2013-20 |
Among Physical Unclonable Functions~(PUFs), Arbiter PUF is one of the delay-based PUFs that uses signal-delay time diffe... [more] |
ISEC2013-18 SITE2013-13 ICSS2013-23 EMM2013-20 pp.53-58 |
|
|
|
Copyright and reproduction :
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
|
[Return to Top Page]
[Return to IEICE Web Page]
|