IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 5 of 5  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
DC 2016-02-17
11:30		 Tokyo Kikai-Shinko-Kaikan Bldg. Acceleration of Stochastic Computing by Dynamically Sharing Consecutive Bit Sequences
Kensuke Takamori, Hideyuki Ichihara, Tsuyoshi Iwagaki, Tomoo Inoue (Hiroshima City Univ.) DC2015-89		 Stochastic computing, which is a computational scheme with probabilities, is notable for its applicability to error tole... [more] DC2015-89
pp.19-24
CPSY, IPSJ-EMB, IPSJ-SLDM, DC [detail] 2015-03-07
10:20		 Kagoshima   Dynamic Scheduling Algorithm for Automatically Parallelized and Power Reduced Applications on Multicore Systems
Takashi Goto, Kohei Muto, Tomohiro Hirano, Hiroki Mikami (Waseda Univ.), Uichiro Takahashi, Sakae Inoue (Fujitsu), Keiji Kimura, Hironori Kasahara (Waseda Univ.) CPSY2014-178 DC2014-104		 This paper proposes a dynamic scheduling algorithm for multiple automatically parallelized or power reduced applications... [more] CPSY2014-178 DC2014-104
pp.95-100
MoNA, IPSJ-DPS, IPSJ-MBL 2014-05-16
10:10		 Okinawa   Parameter-Optimized Stairway Context-Awareness for Mobile Self-Controller
Kyohei Yoshida, Shun Hattori (Muroran Inst. of Tech.) MoNA2014-9		 Recently, texting while walking is frequently causing many accidents, and especially in the case of stairways, not exerc... [more] MoNA2014-9
pp.127-132
CPSY, IPSJ-EMB, IPSJ-SLDM, DC [detail] 2014-03-16
14:30		 Okinawa   A parallelizing compiler cooperative acceleration technique of multicore architecture simulation using a statistical method
Gakuho Taguchi, Keiji Kimura, Hironori Kasahara (Waseda Univ.) CPSY2013-117 DC2013-104		 A parallelizing compiler cooperative acceleration technique for multicore architecture simulation is proposed in this pa... [more] CPSY2013-117 DC2013-104
pp.289-294
RECONF 2013-05-20
15:50		 Kochi Kochi Prefectural Culture Hall FPGA Acceleration of Short Read Mapping
Yoko Sogabe, Tsutomu Maruyama (Univ. of Tsukuba) RECONF2013-4		 The rapid development of Next Generation Sequencing has enabled to generate more than 100 billion base pairs per day fro... [more] RECONF2013-4
pp.19-24
 Results 1 - 5 of 5  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan