| IEICE Technical Committee Submission System Conference Schedule |
Online Proceedings [Sign in] Tech. Rep. Archives |
All Technical Committee Conferences (All Years)
| Committee | Date Time | Place | Paper Title / Authors | Abstract | Paper # | |
| VLD, DC, RECONF, ICD, IPSJ-SLDM (Joint) [detail] |
2020-11-18 09:55 |
Online | Online | Seat Layout Method Considering Physical Distance Using Cell Placement Methods in LSI Yukihide Kohira (Univ. of Aizu)  VLD2020-34 ICD2020-54 DC2020-54 RECONF2020-53 |
Due to the spread of COVID-19 infection, it is required to secure a physical distance between people. In this paper, the... [more] | VLD2020-34 ICD2020-54 DC2020-54 RECONF2020-53 pp.127-131 |
| HWS, VLD [detail] | 2020-03-04 14:55 |
Okinawa | Okinawa Ken Seinen Kaikan (Cancelled but technical report was issued) |
Gate Sizing for Programmable Delay Elements on Post-Silicon Delay Tuning Kota Muroi, Yukihide Kohira (UoA) VLD2019-103 HWS2019-76 |
Due to progressing process technology, yield of chips is reduced by timing violation caused by delay variation of gates ... [more] | VLD2019-103 HWS2019-76 pp.53-58 |
| HWS, VLD [detail] | 2020-03-04 16:00 |
Okinawa | Okinawa Ken Seinen Kaikan (Cancelled but technical report was issued) |
Pixel-based Mask Optimization with Lagrangian Relaxation and Boundary Flipping Rina Azuma, Yukihide Kohira (Univ. of Aizu), Tomomi Matsui, Atsushi Takahashi (Tokyo Tech), Chikaaki Kodama (KIOXIA) VLD2019-105 HWS2019-78 |
Due to miniaturization of process technology, progressing manufacturing process by optical lithography is required. In r... [more] | VLD2019-105 HWS2019-78 pp.65-70 |
| VLD, DC, CPSY, RECONF, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC (Joint) [detail] |
2019-11-15 16:35 |
Ehime | Ehime Prefecture Gender Equality Center | Mask Optimization Considering Process Variation by Subgradient Method Yukihide Kohira, Rina Azuma (Univ. of Aizu), Tomomi Matsui, Atsushi Takahashi (Tokyo Tech), Chikaaki Kodama (KIOXIA) VLD2019-53 DC2019-77 |
Due to miniaturization of process technology, progressing manufacturing process by optical lithography is required. In r... [more] | VLD2019-53 DC2019-77 pp.197-202 |
| HWS, VLD | 2019-02-27 15:20 |
Okinawa | Okinawa Ken Seinen Kaikan | Design Flow of Circuits with Multiple Supply Voltages for Power Reduction in General-Synchronous Framework Masataka Aoki, Yukihide Kohira (Univ. of Aizu) VLD2018-102 HWS2018-65 |
In general-synchronous framework (g-frame), in which a clock is not assumed to be distributed to all registers simultane... [more] | VLD2018-102 HWS2018-65 pp.55-60 |
| VLD, DC, CPSY, RECONF, CPM, ICD, IE, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC (Joint) [detail] |
2018-12-07 14:10 |
Hiroshima | Satellite Campus Hiroshima | Process Variation-aware Model-based OPC using 0-1 Quadratic Programming Rina Azuma, Yukihide Kohira (Univ. of Aizu), Tomomi Matsui, Atsushi Takahashi (Tokyo Tech), Chikaaki Kodama, Shigeki Nojima (TMC) VLD2018-70 DC2018-56 |
Due to continuous shrinking of Critical Dimensions (CD) of layout pattern in VLSI, advances of manufacturing process in ... [more] | VLD2018-70 DC2018-56 pp.209-214 |
| CAS, SIP, MSS, VLD | 2018-06-14 16:15 |
Hokkaido | Hokkaido Univ. (Frontier Research in Applied Sciences Build.) | Acceleration of Analytical Placement by Wire Length Prediction using Machine Learning Tatsuki Hoshiba, Yukihide Kohira (Univ. of Aizu) CAS2018-14 VLD2018-17 SIP2018-34 MSS2018-14 |
In recent LSI design, it is difficult to obtain a placement that satisfies both design constraints and specifications du... [more] | CAS2018-14 VLD2018-17 SIP2018-34 MSS2018-14 pp.75-80 |
| VLD, IPSJ-SLDM | 2018-05-16 15:50 |
Fukuoka | Kitakyushu International Conference Center | Pixel-based OPC using Quadratic Programming for Mask Optimization Rina Azuma, Yukihide Kohira (Univ. of Aizu) VLD2018-3 |
Due to continuous shrinking of Critical Dimensions (CD) in semiconductor manufacturing, advance of process technology in... [more] | VLD2018-3 pp.31-36 |
| VLD, HWS (Joint) |
2018-03-01 09:50 |
Okinawa | Okinawa Seinen Kaikan | Clustering for Reduction of Power Consumption and Area on Post-Silicon Delay Tuning Kota Muroi, Yukihide Kohira (Univ. of Aizu) VLD2017-107 |
Due to progressing process technology, yield of chips is reduced by timing violation caused by delay variation of gates ... [more] | VLD2017-107 pp.109-114 |
| VLD | 2017-03-01 14:50 |
Okinawa | Okinawa Seinen Kaikan | Post-Silicon Delay Tuning Method for Power Reduction considering Yield Improvement Hayato Mashiko, Yukihide Kohira (Univ. of Aizu) VLD2016-104 |
Due to the progress of the process technology in LSI, the yield of chips is reduced by the timing violation because of t... [more] | VLD2016-104 pp.13-18 |
| VLD, DC, CPSY, RECONF, CPM, ICD, IE (Joint) [detail] |
2016-11-28 13:35 |
Osaka | Ritsumeikan University, Osaka Ibaraki Campus | Implementation Flow of General-Synchronous Circuits from RTL Representation for Xilinx FPGA Manri Terada, Hayato Mashiko, Yukihide Kohira (Univ. of Aizu) VLD2016-48 DC2016-42 |
Recently, the logic circuits are implemented to FPGA in many fields. To achieve faster circuits, a design flow to imple... [more] |
VLD2016-48 DC2016-42 pp.25-30 |
| VLD | 2016-03-02 11:20 |
Okinawa | Okinawa Seinen Kaikan | Performance Improvement by Engineering Change Order in General-Synchronous Framework for Altera FPGA Hayato Mashiko, Takuya Oba, Yukihide Kohira (Univ. of Aizu) VLD2015-137 |
Recently, the logic circuits are implemented to FPGA instead of ASIC in many fields. However, the circuit implemented to... [more] | VLD2015-137 pp.149-154 |
| VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM (Joint) [detail] |
2015-12-02 16:20 |
Nagasaki | Nagasaki Kinro Fukushi Kaikan | Formulation to SAT for Acceleration in 1D Layout Area Minimization of CMOS circuits Hayato Mashiko, Yukihide Kohira (Univ. of Aizu) VLD2015-51 DC2015-47 |
In layout design for LSI circuits, the layout area is minimized to reduce the fabrication cost and to increase the yield... [more] | VLD2015-51 DC2015-47 pp.81-86 |
| VLD | 2015-03-02 15:20 |
Okinawa | Okinawa Seinen Kaikan | Area Minimization of One-Dimensional Layout for MOS Circuits by SAT Solver and Simulated Annealing Hayato Mashiko, Yukihide Kohira (Univ. of Aizu) VLD2014-158 |
[more] | VLD2014-158 pp.31-36 |
| VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM (Joint) [detail] |
2014-11-26 11:10 |
Oita | B-ConPlaza | Technology Mapping Method for Low Power Consumption and High Performance in General-Synchronous Framework Junki Kawaguchi, Yukihide Kohira (Univ. of Aizu) VLD2014-83 DC2014-37 |
In general-synchronous framework, in which the clock is distributed periodically to each register but not necessarily si... [more] | VLD2014-83 DC2014-37 pp.87-92 |
| RCC, ASN, NS, RCS, SR (Joint) |
2014-07-31 10:50 |
Kyoto | Kyoto Terrsa | [Poster Presentation]
Development of a Sensor Network to Measure Snow Depth using Arduino Shunya Hosaka, Yosuke Moriai, Masamitsu Nakajima, Yukihide Kohira, Hiroshi Saito (Univ. Aizu) RCC2014-26 NS2014-46 RCS2014-98 SR2014-27 ASN2014-45 |
To reduce accident, traffic and economic paralysis, and effect for personal life caused by snow, we develop a sensor net... [more] | RCC2014-26 NS2014-46 RCS2014-98 SR2014-27 ASN2014-45 pp.23-28(RCC), pp.1-6(NS), pp.55-60(RCS), pp.43-48(SR), pp.31-36(ASN) |
| VLD, IPSJ-SLDM | 2014-05-29 11:30 |
Fukuoka | Kitakyushu International Conference Center | LELECUT Triple Patterning Lithography Layout Decomposition using Positive Semidefinite Relaxation Yukihide Kohira (Univ. of Aizu), Tomomi Matsui (Tokyo Tech), Yoko Yokoyama, Chikaaki Kodama (Toshiba), Atsushi Takahashi (Tokyo Tech), Shigeki Nojima, Satoshi Tanaka (Toshiba) VLD2014-6 |
One of the most promising techniques in the 14 nm logic node and beyond is triple patterning lithography (TPL). Recently... [more] | VLD2014-6 pp.27-32 |
| VLD | 2014-03-04 13:50 |
Okinawa | Okinawa Seinen Kaikan | Local Pattern Modification Method for Lithographical ECO in Double Patterning Yutaro Miyabe, Atsushi Takahashi, Tomomi Matsui (Tokyo Inst. of Tech.), Yukihide Kohira (Univ. of Aizu), Yoko Yokoyama (Toshiba) VLD2013-149 |
In advanced semiconductor manufacturing processes, even though a pattern is generated according to a design rule, hot s... [more] |
VLD2013-149 pp.87-92 |
| VLD | 2014-03-05 16:10 |
Okinawa | Okinawa Seinen Kaikan | Implementation of General-Synchronous Circuits into FPGA using Multi-Domain Clock Skew Scheduling Tatsuya Masui, Yukihide Kohira (Univ. of Aizu) VLD2013-167 |
Recently, instead of implementation into ASIC, implementation into FPGA is used in many fields. However, in general, cir... [more] | VLD2013-167 pp.183-188 |
| VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM (Joint) [detail] |
2013-11-29 13:45 |
Kagoshima | A Tuning Method of Programmable Delay Element with an Ordered Finite Set of Delay Values for Yield Improvement Hayato Mashiko, Yukihide Kohira (Univ. of Aizu) VLD2013-99 DC2013-65 |
Due to progressing the process technology in LSI, the yield of LSI chips is reduced by timing violations caused by delay... [more] | VLD2013-99 DC2013-65 pp.275-280 |
|
[Return to Top Page]