IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 4 of 4  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
SDM 2022-02-04
13:40		 Online Online [Invited Talk] 3D Integration Technology for Quantum Computer based on Diamond Spin Qubits
Ryoichi Ishihara, Jeffrel Hermias, Shuichang Yu, King Y. Yu, Ye Li, Maurice van der Maas, Salahuddin Nur (TUDelft), Toshiki Iwai, Tetsuya Miyatake, Kenichi Kawaguchi, Yoshiyasu Doi, Shintaro Sato (Fujitsu) SDM2021-79		 Quantum computer chip based on spin qubits in diamond uses modules that are entangled with on-chip optical links. This e... [more] SDM2021-79
pp.21-26
ICD, ITE-IST 2013-07-04
10:55		 Hokkaido San Refre Hakodate [Invited Talk] 32 Gb/s Data-Interpolator Receiver with 2-tap DFE in 28-nm CMOS
Yoshiyasu Doi, Takayuki Shibasaki, Takumi Danjo, Win Chaivipas, Takushi Hashida (Fujitsu Lab. Ltd.), Hiroki Miyaoka (FSL), Masanori Hoshino (FMSL), Yoichi Koyanagi (Fujitsu Lab. Ltd.), Takuji Yamamoto (FLA), Sanroku Tsukamoto, Hirotaka Tamura (Fujitsu Lab. Ltd.) ICD2013-27		 We present a 32Gb/s data-interpolator receiver for electrical chip-to-chip communications. The receiver front-end is clo... [more] ICD2013-27
pp.19-24
ICD, ITE-IST 2013-07-04
17:10		 Hokkaido San Refre Hakodate [Panel Discussion] Extending analog-interface function increasingly for micro computer
Toshihiko Hamasaki (HIT), Yoshihisa Homma (Panasonic), Hideaki Ishihara (Denso), Yoshihide Iwata (TIJ), Masanori Hayashikoshi (Renesas), Mitsuhiko Noda (Lapis), Yoshiyasu Doi (Fujitsu Lab.) ICD2013-33		 (To be available after the conference date) [more] ICD2013-33
p.49
ICD 2005-12-16
13:50		 Kochi   A 0.8-1.3V 16-channel 2.5Gbps High-speed Serial Transceiver in a 90nm Standard CMOS Process
Yoshiyasu Doi (Fujitsu Labs.), Syunitirou Masaki, Takaya Chiba (Fujitsu), Hirohito Higashi, Hisakatsu Yamaguchi, Hideki Takauchi, Hideki Ishida (Fujitsu Labs.), Kohtaroh Gotoh (Fujitsu), Junji Ogawa, Hirotaka Tamura (Fujitsu Labs.) 		We describe a 16-channel 2.5Gb/s low-power transceiver that operates off a single supply voltage ranging from 0.8V to 1.... [more] ICD2005-201
pp.55-60
 Results 1 - 4 of 4  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan