|
|
All Technical Committee Conferences (Searched in: All Years)
|
|
Search Results: Conference Papers |
Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
RECONF |
2010-09-17 13:40 |
Shizuoka |
Shizuoka University (Faculty of Eng., Hall 2) |
Implementation and Evaluation of ScalableCore System 2.0 Yoshito Sakaguchi, Shinya Takamaeda, Kenji Kise (Tokyo Tech) RECONF2010-38 |
ScalableCore is a concept of prototyping system development by using a lot of FPGAs for Many-core architecture researche... [more] |
RECONF2010-38 pp.121-126 |
CPSY, DC (Joint) |
2010-08-03 - 2010-08-05 |
Ishikawa |
Kanazawa Cultural Hall |
Implementaton and evaluation of light weight high speed serial communications with Error Correcting Code Yoshito Sakaguchi, Mochamad Asri, Shinya Takamaeda, Haruhiko Kaneko, Kenji Kise (Tokyo Inst. of Tech.) CPSY2010-19 |
Errror correcting code is required, which is capable enough of correctiong errors, implementable with
low resources and... [more] |
CPSY2010-19 pp.67-72 |
|
|
|
Copyright and reproduction :
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
|
[Return to Top Page]
[Return to IEICE Web Page]
|