IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 5件中 1~5件目  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
SS 2019-03-05
15:00
Okinawa   Quality Evaluation Asssurance Levels for Machine Learning Software
Shin Nakajima (NII), Yoshiki Seo, Yutaka Oiwa, Yoshinao Isobe (AIST)
 [more] SS2018-79
pp.163-168
CAS, MSS, VLD, SIP 2010-06-22
12:55
Hokkaido Kitami Institute of Technology Semi-automated Modeling of Interrupt Behavior Control with Promela
Kenji Tadano (FeliCa Networks), Yoshinao Isobe (AIST)
Reverse engineering using model checking techniques is effective as a method to improve embedded software quality. Howev... [more] CAS2010-24 VLD2010-34 SIP2010-45 CST2010-24
pp.133-138
CAS, MSS, VLD, SIP 2010-06-22
13:20
Hokkaido Kitami Institute of Technology An Implementation of Sequentialization and State-Reduction for Analyzing Concurrent Systems -- Towards Automatic Generation of Specifications --
Yoshinao Isobe (AIST)
It is difficult to understand the whole behavior of concurrent systems comparing with sequential systems. Therefore, mod... [more] CAS2010-25 VLD2010-35 SIP2010-46 CST2010-25
pp.139-144
MSS 2010-01-21
15:00
Aichi Toyota Central R&D Labs. Refinement and Verification of Sequence Diagrams Using the Process Algebra CSP
Tomohiro Kaizu (JAIST), Yoshinao Isobe (AIST), Masato Suzuki (JAIST)
Sequence diagrams are often used in the modular design of softwares. In this paper, we propose a method to verify correc... [more] CST2009-40
pp.19-24
MSS 2010-01-22
11:10
Aichi Toyota Central R&D Labs. Proposal of a Business Process Verification Method using Orders of Tasks
Daijiro Murata, Ryota Mibe (Hitachi), Yoshinao Isobe (AIST)
To verify upstream design information of an information system, we propose a method transforming partial business proces... [more] CST2009-49
pp.67-72
 5件中 1~5件目  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan