IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 24件中 1~20件目  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
SDM, ICD, ITE-IST [detail] 2017-08-02
09:30
Hokkaido Hokkaido-Univ. Multimedia Education Bldg. [Invited Talk] SAR A/D Converter Using Stochastic Conversion and Machine-Learning Error Correction
Toshimasa Matsuoka (Osaka Univ.), Takatsugu Kamata, Masayuki Ueda (SPChange), Yusaku Hirai, Sadahiro Tani, Tomohiro Asano, Shodai Isami, Toshifumi Kurata, Keiji Tatsumi (Osaka Univ.) SDM2017-42 ICD2017-30
To realize daily life health care and telemedicine utilizing ICT infrastructure of the mobile cloud environment, wearabl... [more] SDM2017-42 ICD2017-30
pp.95-100
VLD, DC, CPSY, RECONF, CPM, ICD, IE
(Joint) [detail]
2016-11-30
14:10
Osaka Ritsumeikan University, Osaka Ibaraki Campus A study on verification method of stochastic flash A/D converter with FPGA
Shodai Isami, Toshimasa Matsuoka (Osaka Univ) CPM2016-88 ICD2016-49 IE2016-83
In a stochastic flash analog-to-digital converter utilizing a mismatch in device characteristics, system verification me... [more] CPM2016-88 ICD2016-49 IE2016-83
pp.63-67
ICD, SDM, ITE-IST [detail] 2016-08-02
09:45
Osaka Central Electric Club [Invited Talk] CMOS Analog IC Technologies Toward AI Era
Toshimasa Matsuoka (Osaka Univ.) SDM2016-55 ICD2016-23
Some techniques for improvement of a RF transmitter IC with genetic algorithm, error correction of
an A/D converter wi... [more]
SDM2016-55 ICD2016-23
pp.59-61
ICD, MW 2016-03-04
14:45
Hiroshima Hiroshima University A Design of 0.7-V 400-MHz All-Digital Phase-Locked Loop for Implantable Biomedical Devices
Jungnam Bae, Saichandrateja Radhapuram, Ikkyun Jo, Weimin Wang (Osaka Univ.), Takao Kihara (Osaka Institute of Tech.), Toshimasa Matsuoka (Osaka Univ.) MW2015-212 ICD2015-135
A low-voltage controller-based all-digital phase-locked loop (ADPLL) uti
lized in the medical implant communication ser... [more]
MW2015-212 ICD2015-135
pp.217-222
ICD, MW 2016-03-04
15:10
Hiroshima Hiroshima University A study on transmission characteristics improvement of RF transmitter IC using genetic algorithm
Shodai Isami, Takatsugu Kamata, Jungnam Bae, Sadahiro Tani, Jun Wang, Kenji Ohara, Toshimasa Matsuoka (Osaka Univ) MW2015-213 ICD2015-136
In RF transmitter integrated circuit having a QPSK modulation scheme , a sine wave of the transmission signal represente... [more] MW2015-213 ICD2015-136
pp.223-227
ICD, ITE-IST 2015-07-03
11:45
Kanagawa National Defense Academy A Design of Delta-Sigma-Modulator-Based Digitally-Controlled Oscillator with Dynamic Element Matching
Jungnam Bae, Saichandrateja Radhapuram, Ikkyun Jo (Osaka Univ.), Takao Kihara (Osaka Institute of Tech.), Toshimasa Matsuoka (Osaka Univ.) ICD2015-20
We present a low-voltage digitally-controlled oscillator (DCO) with delta-sigma-modulator (DSM) for medical implant comm... [more] ICD2015-20
pp.37-40
ICD, CPSY 2014-12-01
15:15
Tokyo Kikai-Shinko-Kaikan Bldg. [Poster Presentation] Application of Stochastic A/D Conversion to SAR-ADC
Yusaku Hirai, Tomohiro Asano, Sadahiro Tani, Toshifumi Kurata, Keiji Tatsumi (Osaka Univ.), Takatsugu Kamata (SPChange), Toshimasa Matsuoka (Osaka Univ.) ICD2014-95 CPSY2014-107
In this study, a digitally controlled variable threshold comparator is studied using stochastic A/D conversion that util... [more] ICD2014-95 CPSY2014-107
pp.73-78
ICD, ITE-IST 2014-07-04
16:05
Shimane Izumo-shi (Shimane) Low-Voltage-Operation Capacitance Detection Circuit for On-Chip Microparticle Manipulation
Rie Yamane, Hirosuke Iwasaki, Yoshiaki Dei, Ji Cui, Toshimasa Matsuoka (Osaka Univ.) ICD2014-29
This paper presents a microparticle sensor circuit for microparticle manipulation using a way of dielectrophoresis. When... [more] ICD2014-29
pp.87-91
ICD 2014-01-28
15:00
Kyoto Kyoto Univ. Tokeidai Kinenkan [Poster Presentation] An ultra-low-voltage power-supply monitor circuit for wireless-powered microparticle manipulation system
Ji Cui, Hirosuke Iwasaki, Yoshiaki Dei, Toshimasa Matsuoka (Osaka Univ.) ICD2013-105
This paper presents a voltage sensor (VS) circuit to monitor the supply voltage induced on wireless-pow-ered micropartic... [more] ICD2013-105
pp.15-18
ICD 2014-01-28
15:00
Kyoto Kyoto Univ. Tokeidai Kinenkan [Poster Presentation] Design of a triple-band CMOS GPS Receiver RF Front-end
Ikkyun Jo, Jungnam Bae, Toshimasa Matsuoka (Osaka Univ.), Takuji Ebinuma (The Univ. of Tokyo) ICD2013-107
This paper describes about the receiver that simultaneously covers the triple bands GPS signals. This GPS chip is fabric... [more] ICD2013-107
pp.21-22
ICD 2014-01-28
15:00
Kyoto Kyoto Univ. Tokeidai Kinenkan [Poster Presentation] Design of Low-power Delta-Sigma D/A Converter for Wireless Communication with Digitally Assisted Analog Technique
Kenji Ohara, Takatsugu Kamata, Jun Wang (Osaka Univ.), Takashi Okada, Masayuki Yamaguchi (Proassist), Toshimasa Matsuoka (Osaka Univ.) ICD2013-112
This paper describes a low-power-consumption D/A converter for wireless communications with digitally assisted analog te... [more] ICD2013-112
pp.31-33
ICD, ITE-IST 2013-07-05
10:00
Hokkaido San Refre Hakodate A Low-Power EEG Sensor ASIC with Wireless Transmitter
Takatsugu Kamata, Jun Wang (Osaka Univ.), Takashi Okada (Proassist), Kenji Ohara (Osaka Univ.), Aiko Miyata (Proassist), Toshimasa Matsuoka (Osaka Univ.) ICD2013-34
A low-power CMOS EEG Sensor IC with a wireless transmitter has been developed using 0.13 $u$m CMOS process. The ASIC chi... [more] ICD2013-34
pp.57-62
IE, SIP, ICD, VLD, IPSJ-SLDM [detail] 2012-10-19
09:50
Iwate Hotel Ruiz Design of Stochastic Flash A/D Converter using a non-linearity calibration technique
Shinya Yano, Hyunju Ham, Toshimasa Matsuoka, Jun Wang, Ikkyun Jo (Osaka Univ.) VLD2012-48 SIP2012-70 ICD2012-65 IE2012-72
 [more] VLD2012-48 SIP2012-70 ICD2012-65 IE2012-72
pp.45-48
ICD 2011-12-15
16:10
Osaka   [Poster Presentation] A Implementation Technique of a Multibit Successive Approximation Register AD Converter
Naoya Kunikata, Toshimasa Matsuoka, Kenji Taniguchi (Osaka Univ.) ICD2011-107
A multibit SAR(Successive Approximation Register)-ADC is presented.Recent growth of the portable device market requires ... [more] ICD2011-107
pp.41-45
ICD 2011-12-15
16:10
Osaka   [Poster Presentation] Process variation compensation with effective gate-width tuning for low-voltage CMOS digital circuits
Yasushi Kishiwada, Shun Ueda, Yusuke Miyawaki, Toshimasa Matsuoka (Osaka Univ.) ICD2011-109
 [more] ICD2011-109
pp.53-55
ICD 2011-12-15
16:10
Osaka   [Poster Presentation] Comparator for A/D converter using time-to-digital converter
Naoki Isobe, Toshimasa Matsuoka, Kenji Taniguchi (Osaka Univ.) ICD2011-111
 [more] ICD2011-111
pp.59-61
ICD 2010-12-16
15:10
Tokyo RCAST, Univ. of Tokyo [Poster Presentation] Design of Triple-band GPS Receiver
Ikkyun Jo, Toshimasa Matsuoka, Kenji Taniguchi (Osaka Univ.), Takuji Ebinuma (The Univ. of Tokyo) ICD2010-111
This study describes a global positioning system(GPS) adapted fortriple bands(L1,L2,L5). This system uses doubly balance... [more] ICD2010-111
pp.83-84
ICD 2009-12-14
13:30
Shizuoka Shizuoka University (Hamamatsu) [Poster Presentation] Process Variation Compensation Technique for 0.5-V Body-Input Comparator
Jun Wang, Toshimasa Matsuoka, Kenji Taniguchi (Osaka Univ.) ICD2009-86
This work presents a compensation method for low-voltage body-input comparator to alleviate performance degradation due ... [more] ICD2009-86
pp.55-56
ICD 2009-12-14
13:30
Shizuoka Shizuoka University (Hamamatsu) [Poster Presentation] A Design of Parallel Analog-to-Digital Converter Utilizing Process Variations
Hyunju Ham, Jun Wang, Toshimasa Matsuoka, Kenji Taniguchi (Osaka Univ.) ICD2009-87
 [more] ICD2009-87
pp.57-58
ICD, ITE-IST 2009-10-02
10:25
Tokyo CIC Tokyo (Tamachi) A 0.5 V Feedforward Delta-Sigma Modulator with CMOS Inverter-Based Integrator
Jun Wang, Toshimasa Matsuoka, Kenji Taniguchi (Osaka Univ.) ICD2009-49
 [more] ICD2009-49
pp.87-91
 24件中 1~20件目  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (No. 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan