IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 5 of 5  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
ICM 2012-03-16
09:20
Okinawa Dan-jo Kyoudou Sankaku Center Study on Supporting Method for Operation Design of Data Center
Hiroaki Shikano, Machiko Asaie, Junji Yamamoto, Tatsuya Saito, Shunsuke Ota, Keitaro Uehara (Hitachi) ICM2011-54
Data center is now widely used and its size and number are increasing. Meanwhile, its operation cost is rapidly increas... [more] ICM2011-54
pp.35-40
SIP, RCS 2011-01-21
14:30
Kagoshima   A timing synchronization method detecting the delay spread in a multipath fading environment in OFDM systems
Takuma Yui, Ryoushou Kou, Tatsuya Saito, Kenko Ota, Yukihiro Hirata, Hideaki Matsue (TUS,SUWA) SIP2010-116 RCS2010-246
 [more] SIP2010-116 RCS2010-246
pp.281-286
EMCJ 2009-11-20
13:55
Tokyo Aoyama Gakuin Univ. (Aoyama Campus) Measurement Techniques for On-chip Power Supply Noise Waveforms based on Delay Observation in Inverter Chain Circuits
Yutaka Uematsu, Hideki Osaka, Eiichi Suzuki, Masayoshi Yagyu, Tatsuya Saito (Hitachi Co Ltd.) EMCJ2009-83
To evaluate an on-chip power supply noise waveforms for power integrity design, we have developed a
technique for measu... [more]
EMCJ2009-83
pp.25-30
VLD, CPSY, RECONF, DC, IPSJ-SLDM, IPSJ-ARC
(Joint) [detail]
2007-11-20
16:25
Fukuoka Kitakyushu International Conference Center FTN Simulation Technology Based on Analysis of Frequency, Time and Noise for High-speed Serial Communication System
Goichi Ono, Takashi Takemoto, Koji Fukuda, Fumio Yuki, Ryo Nemoto, Eiichi Suzuki, Masayoshi Yagyu, Hiroki Yamashita, Tatsuya Saito (Hitachi) CPSY2007-38
We introduce a FTN simulation technology and its circuit behavior models for a high-speed serial communication system be... [more] CPSY2007-38
pp.19-24
VLD, CPSY, RECONF, DC, IPSJ-SLDM, IPSJ-ARC
(Joint) [detail]
2007-11-20
16:50
Fukuoka Kitakyushu International Conference Center The Evaluation of High-speed Serial Communication System by Using FTN Simulation Technology
Takashi Takemoto, Goichi Ono, Koji Fukuda, Fumio Yuki, Ryo Nemoto, Eiichi Suzuki, Masayoshi Yagyu, Hiroki Yamashita, Tatsuya Saito (Hitachi) CPSY2007-39
We describe a FTN simulation technology for high-speed serial interface which is high-accuracy behavior model based on a... [more] CPSY2007-39
pp.25-30
 Results 1 - 5 of 5  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan