IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 7 of 7  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
AP 2021-10-07
Online Online [Poster Presentation] Design of Leaky Wave Glass Antenna at C-Band
Takuya Kaji, Hiroyasu Sato, Chen Qiang (Tohoku Univ.), Simpei Nagae, Akira Kumagai, Yasuo Morimoto, Osamu Kagaya (AGC) AP2021-91
A leaky wave antenna has been reported in which a dielectric plate with a high dielectric constant is placed in front of... [more] AP2021-91
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC [detail] 2017-03-09
Okinawa Kumejima Island Approach to Direct Memory Access for Tamper Resistant System using Secure Processor
Rihito Suzuki, Takuya Kajiwara, Mizuki Miyanaga, Hidetsugu Irie, Shuichi Sakai (UTokyo) CPSY2016-138 DC2016-84
In an environment using secure processor to support secure program execution, because of its integrity check mechanism, ... [more] CPSY2016-138 DC2016-84
CPSY, IPSJ-ARC 2016-10-06
Chiba Makuhari-messe [Poster Presentation] Multi-Processor System Design with Secure Processors
Takuya Kajiwara, Mizuki Miyanaga, Hidetsugu Irie, Shuichi Sakai (UTokyo) CPSY2016-43
A secure processor enables secure computing
by protecting data from malicious users by encryption
of data and integri... [more]
RECONF 2014-09-18
Hiroshima   Prototype of fault tolerant FPGA using 65nm CMOS process
Motoki Amagasaki, Takuya Kajiwara, Kentaro Fujisawa, Qian Zhao, Masahiro Iida, Morihiro Kuga, Toshinori Sueyoshi (Kumamoto Univ.) RECONF2014-18
我々はSoC(System on a Chip)に搭載されるFPGA-IP(Field Programmable Gate Array Intellectual
Property)コアに焦点をあてたFT-FPGA(Fault Tolera... [more]
RECONF 2014-06-12
Miyagi Katahira Sakura Hall Three-dimensional FPGA Structure using High-speed Serial Communication
Takuya Kajiwara, Motoki Amagasaki, Masahiro Iida, Morihiro Kuga, Toshinori Sueyoshi (Kumamoto Univ.) RECONF2014-7
The three-dimensional (3D) integrated circuit technology is expected to continually improve the LSI (Large Scale Integra... [more] RECONF2014-7
EE 2014-01-23
Miyazaki MIYAZAKI KANKO HOTEL An Experimental Study on Power Packet Dispatching Network for Multipath Routing
Naoaki Fujii, Ryo Takahashi, Takuya Kajiyama, Takashi Hikihara (Kyoto Univ.) EE2013-38
Recently, a power packet dispatching system was proposed as one of the new power distribution systems, which realizes to... [more] EE2013-38
EE, IEE-SPC 2012-07-31
Nara   An Experimental Study on Pulse Shape and Cable Characteristics for Power Packet Transmission
Takuya Kajiyama, Takafumi Okuda, Ryo Takahashi, Takashi Hikihara (Kyoto Univ.) EE2012-9
Power packet transmission system is a new power distribution system. This system is based on a concept of packet communi... [more] EE2012-9
 Results 1 - 7 of 7  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan