IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 20 of 55  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
IPSJ-SLDM, RECONF, VLD, CPSY, IPSJ-ARC [detail] 2020-01-22
13:30
Kanagawa Raiosha, Hiyoshi Campus, Keio University A Consideration of NAT Traversal Function for MPI Runtime Environment on Android OS
Masahiro Nissato, Kanemitsu Ootsu, Takashi Yokota (Utsunomiya Univ.) VLD2019-57 CPSY2019-55 RECONF2019-47
 [more] VLD2019-57 CPSY2019-55 RECONF2019-47
pp.19-24
CPSY, DC, IPSJ-ARC [detail] 2019-07-24
13:30
Hokkaido Kitami Civic Hall Proposal of Scalable Vector Instruction Set for Embedded RISC-V Processor
Yoshiki Kimura, Tomoya Kikuchi, Kanemitsu Ootsu, Takashi Yokota (Utsunomiya Univ.) CPSY2019-18 DC2019-18
Recently, the use of FPGA in the embedded field has increased. However, development using FPGA is high development costs... [more] CPSY2019-18 DC2019-18
pp.21-26
IPSJ-SLDM, RECONF, VLD, CPSY, IPSJ-ARC [detail] 2019-01-31
10:20
Kanagawa Raiosha, Hiyoshi Campus, Keio University Preliminary Evaluation of Parallel Processing Performance on MPI Runtime Environment for Android OS
Masahiro Nissato, Hiroki Sugiyama, Kanemitsu Ootsu, Takeshi Ohkawa, Takashi Yokota (Utsunomiya Univ.) VLD2018-84 CPSY2018-94 RECONF2018-58
 [more] VLD2018-84 CPSY2018-94 RECONF2018-58
pp.71-76
CPSY, DC, IPSJ-ARC
(Joint) [detail]
2018-07-30
09:30
Kumamoto Kumamoto City International Center Performance Evaluation of MPI Parallel Program on Android Cluster with Wireless Network
Hiroki Sugiyama, Kanemitsu Ootsu, Takeshi Ohkawa, Takashi Yokota (Utsunomiya Univ.) CPSY2018-13
Recently, many mobile devices including smartphones and table devices employs multi-core processor and GPU and have adva... [more] CPSY2018-13
pp.1-6
CPSY, DC, IPSJ-ARC
(Joint) [detail]
2018-07-31
15:15
Kumamoto Kumamoto City International Center CPSY2018-21  [more] CPSY2018-21
pp.121-126
CPSY, DC, IPSJ-ARC [detail] 2018-06-15
13:10
Yamagata Takamiya Rurikura Resort Implementation of Code Generation for Parallel Processing Based on Parallelization Directives in LLVM IR Code
Kengo Jingu, Kanemitsu Ootsu, Takeshi Ohkawa, Takashi Yokota (Utsunomiya Univ.) CPSY2018-6 DC2018-6
Nowadays, multi-core processors are widely used, and the speedup can be accomplished by thread-level parallel processing... [more] CPSY2018-6 DC2018-6
pp.107-112
ICD, CPSY, CAS 2017-12-14
13:40
Okinawa Art Hotel Ishigakijima Performance Evaluation of Android Cluster Computer using Open MPI
Hiroki Sugiyama, Masahiro Nissato, Kohta Shigenobu, Kanemitsu Ootsu, Takashi Yokota, Takeshi Ohkawa (Utsunomiya Univ.) CAS2017-72 ICD2017-60 CPSY2017-69
Recently, many mobile devices including smartphones and table devices employs multi-core processor and GPU and have adva... [more] CAS2017-72 ICD2017-60 CPSY2017-69
pp.45-50
CPSY, DC, IPSJ-ARC
(Joint) [detail]
2017-07-26
11:45
Akita Akita Atorion-Building (Akita) Preliminary evaluation of large-scale computer-generated hologram computation time by using multi-GPU cluster
Shinpei Watanabe (Utsunomiya Univ.), Boaz-Jessie Jackin (NICT), Takeshi Ohkawa, Kanemitsu Ootsu, Takashi Yokota, Yoshio Hayasaki, Toyohiko Yatagai, Takanobu Baba (Utsunomiya Univ.) CPSY2017-20
Computer generated hologram (CGH) is a technology for realizing 3D displays. Large-scale CGH has
a merit that it resolv... [more]
CPSY2017-20
pp.25-30
CPSY, DC, IPSJ-ARC
(Joint) [detail]
2017-07-27
13:30
Akita Akita Atorion-Building (Akita) Some Simulation Methods for Large-Scale NoCs
Takashi Yokota, Kanemitsu Ootsu, Takeshi Ohkawa (Utsunomiya Univ.) CPSY2017-25
(To be available after the conference date) [more] CPSY2017-25
pp.105-110
CPSY, DC, IPSJ-ARC
(Joint) [detail]
2017-07-28
17:30
Akita Akita Atorion-Building (Akita) Consideration on ARM Machine Code Frontend for LLVM-based Binary Code Optimization
Kohta Shigenobu, Kanemitsu Ootsu, Takeshi Ohkawa, Takashi Yokota (Utsunomiya Univ.) CPSY2017-39
Recently, mobile devices and embedded devices equipped with processing devices such as multicore processor and GPU are b... [more] CPSY2017-39
pp.229-234
CPSY, RECONF, VLD, IPSJ-SLDM, IPSJ-ARC [detail] 2017-01-24
11:45
Kanagawa Hiyoshi Campus, Keio Univ. Optimization of Fresnel hologram computation on GPU using decomposition method
Shinpei Watanabe (Utsunomiya Univ.), Boaz Jessie Jackin (NICT), Takeshi Ohkawa, Kanemitsu Ootsu, Takashi Yokota, Yoshio Hayasaki, Toyohiko Yatagai, Takanobu Baba (Utsunomiya Univ.) VLD2016-84 CPSY2016-120 RECONF2016-65
Computer generated hologram (CGH) is a hopeful technology for realizing 3D displays. CGH has an advantage that it does n... [more] VLD2016-84 CPSY2016-120 RECONF2016-65
pp.97-102
CPSY, RECONF, VLD, IPSJ-SLDM, IPSJ-ARC [detail] 2017-01-24
13:30
Kanagawa Hiyoshi Campus, Keio Univ. Implementation of Path Profiler Using Loop Block for Dynamic Behavior Analysis of Nested Loops
Yuki Kikuchi, Kanemitsu Ootsu, Takanobu Baba, Takashi Yokota, Takeshi Ohkawa (Utsunomiya Univ.) VLD2016-85 CPSY2016-121 RECONF2016-66
Recently, heterogeneous multi-core processer is spreading. We should exactly understand both static
and dynamic behavio... [more]
VLD2016-85 CPSY2016-121 RECONF2016-66
pp.103-108
CPSY, RECONF, VLD, IPSJ-SLDM, IPSJ-ARC [detail] 2017-01-24
16:15
Kanagawa Hiyoshi Campus, Keio Univ. VLD2016-89 CPSY2016-125 RECONF2016-70 Not available [more] VLD2016-89 CPSY2016-125 RECONF2016-70
pp.133-134
CPSY, IPSJ-ARC 2016-10-06
10:00
Chiba Makuhari-messe [Poster Presentation]
Yuki Sawada, Kouta Shigenobu, Hiroki Sugiyama, Kanemitsu Ootsu, Takashi Yokota, Takeshi Ohkawa (Utsunomiya Univ.) CPSY2016-50
As a new platform for parallel and distributed applications, we are developing a cluster computer system with mobile de... [more] CPSY2016-50
p.35
RECONF 2016-09-05
13:10
Toyama Univ. of Toyama Functional Improvement of cReComp Design Tool for Software-Component Generation of FPGA Processing
Kazushi Yamashina, Takeshi Ohkawa, Kanemitsu Ootsu, Takashi Yokota (Utsunomiya Univ.) RECONF2016-24
(To be available after the conference date) [more] RECONF2016-24
pp.1-6
CPSY, IPSJ-ARC 2015-10-08
10:00
Chiba Makuhari-messe Remotely Controlled Robotic Car based on ROS-Compliant FPGA Component
Kazushi Yamashina, Takeshi Ohkawa (Utsunomiya Univ.), Kentaro Sano, Kohei Nagasu, Daich Tanaka (Tohoku Univ.), Kanemitsu Ootsu, Takashi Yokota (Utsunomiya Univ.) CPSY2015-54
近年,ロボット技術の発展はめざましく高機能化が進んでいる。
なかでも、自律制御の必要な災害救助ロボットのようなロボットに関しては
バッテリー駆動の電力制約があるため,高性能なマイクロプロセッサを搭載すること
ができない。
そこで我々... [more]
CPSY2015-54
p.49
CPSY, DC, IPSJ-ARC
(Joint) [detail]
2015-08-04
18:30
Oita B-Con Plaza (Beppu) Acceleration of Large-scale Interconnection Network Simulator by Using GPU
Yuki Suzuki, Takashi Yokota, Kanemitsu Ootsu, Takeshi Ohkawa (Utsunomiya Univ.) CPSY2015-25
When the large-scale parallel computing system that uses a lot of computing nodes aims at performance improvement, inter... [more] CPSY2015-25
pp.97-102
CPSY, DC, IPSJ-ARC
(Joint) [detail]
2015-08-05
14:30
Oita B-Con Plaza (Beppu) Efficient Thread Control Method for Parallel Loop Processing by Dynamic Binary Translation
Hiroyuki Obuchi, Kanemitsu Ootsu, Takeshi Ohkawa, Takashi Yokota (Utsunomiya Univ.) CPSY2015-29
In order to effectively utilize the performance of multicore processors spreading commonly at present, it is an importan... [more] CPSY2015-29
pp.155-160
CPSY, DC, IPSJ-ARC
(Joint) [detail]
2015-08-06
14:00
Oita B-Con Plaza (Beppu) A Study of Design Method on HW/SW Cooperative Image Processing System -- A Case on an Acceleration of Stabilization Processing of Navigational Images --
Takeshi Ohkawa (Utsunomiya Univ.), Yohei Matsumoto (Tokyo Marine Univ.), Manabu Inagawa (IDi), Kanemitsu Ootsu, Takashi Yokota (Utsunomiya Univ.) CPSY2015-40
A system design method to build an image processing system, which is capable of high-functionality and real-time respons... [more] CPSY2015-40
pp.235-240
RECONF 2015-06-19
14:35
Kyoto Kyoto University ROS compliant componentizing of image processing hardware on a Programmable SoC
Kazushi Yamashina, Takeshi Ohkawa, Kanemitsu Ootsu, Takashi Yokota (Utsunomiya Univ.) RECONF2015-8
In recent years, robots are expected to be autonomous, and their control software become complex and highly functional. ... [more] RECONF2015-8
pp.41-46
 Results 1 - 20 of 55  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan