|
|
All Technical Committee Conferences (Searched in: All Years)
|
|
Search Results: Conference Papers |
Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
SDM, ED, CPM |
2017-05-25 16:15 |
Aichi |
VBL, Nagoya University |
Development of plasmonic retention circuit using bow-tied metallic waveguide Takahiro Furuki, Masashi Ota, Yuya Ishii, Mitsuo Fukuda (TUT) ED2017-21 CPM2017-7 SDM2017-15 |
We have numerically demonstrated a plasmonic temporary retention circuit using short range surface plasmon polaritons (S... [more] |
ED2017-21 CPM2017-7 SDM2017-15 pp.33-37 |
ED |
2016-08-10 11:25 |
Tokyo |
Kikai-Shinko-Kaikan Bldg. |
All-optical logic circuit using plasmonic multimode interference Masashi Ota, Asahi Sumimura, Ryo Watanabe, Kotaro Nakayama, Takahiro Furuki, Yuya Ishii, Mitsuo Fukuda (Toyohashi Univ. of Tech.) ED2016-41 |
Plasmonic logic circuits are of interest because of their potential for high-speed information processing and high-densi... [more] |
ED2016-41 pp.61-64 |
|
|
|
Copyright and reproduction :
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
|
[Return to Top Page]
[Return to IEICE Web Page]
|