IEICE Technical Committee Submission System
Conference Schedule		 Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (Searched in: All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 5 of 5  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
VLD, DC, RECONF, ICD, IPSJ-SLDM
(Joint) [detail]		 2021-12-02
10:35		 Online Online Transition of R & D themes in Design Gaia -- Analysis by text mining --
Tadashi Okabe (TIRI) VLD2021-39 ICD2021-49 DC2021-45 RECONF2021-47		  [more] VLD2021-39 ICD2021-49 DC2021-45 RECONF2021-47
pp.128-132
ICD 2018-04-20
14:55		 Tokyo   [Invited Talk] Design and Development of a memory-based reconfigurable logic device
Mamoru Ohara (TIRI), Masayuki Sato (TRL), Tadashi Okabe (TIRI), Mitsunori Katsu (TRL) ICD2018-13		  [more] ICD2018-13
pp.53-54
RCS, RCC, ASN, NS, SR
(Joint)		 2016-07-21
15:05		 Aichi   [Invited Talk] Deployment of smart meter communication system
Katsumi Kobayashi, Tadashi Okabe, Takahiro Koharagi (TEPCO PG) RCC2016-29 NS2016-66 RCS2016-116 SR2016-46 ASN2016-37		 TEPCO Power Grid Inc. (former transmission and distribution department of Tokyo Electric Power Company) set a target for... [more] RCC2016-29 NS2016-66 RCS2016-116 SR2016-46 ASN2016-37
p.87(RCC), p.87(NS), p.117(RCS), p.87(SR), p.69(ASN)
RECONF 2011-05-12
14:20		 Hokkaido Hokkaido Univ. (Faculty of Eng., B3 Bldg.) Implementation of Bundled-Data Asynchronous Circuits on FPGA and thier Performance Evaluation
Tadashi Okabe (TIRI) RECONF2011-7		 Asynchronous circuit design can solved many problems related to power consumption , EMI , clock skew and so on . Recentl... [more] RECONF2011-7
pp.37-42
DC, CPSY 2011-04-12
16:35		 Tokyo   Highly Flexible Task Tracer IP for the Real-Time OS on FPGA/SoC Environments
Yuji Takeda, Mamoru Ohara, Tadashi Okabe, Ken Sato (Tokyo Metro. Indust. Tech. Res. Inst.) CPSY2011-7 DC2011-7		 Recently, the use of RTOS is advanced in a multi-core processor on FPGA/SoC, and to watch the task transitions is import... [more] CPSY2011-7 DC2011-7
pp.35-40
 Results 1 - 5 of 5  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]
The Institute of Electronics, Information and Communication Engineers (IEICE), Japan