|
|
All Technical Committee Conferences (Searched in: All Years)
|
|
Search Results: Conference Papers |
Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
ICD, SDM |
2010-08-26 10:00 |
Hokkaido |
Sapporo Center for Gender Equality |
An Over 20,000 Quality Factor On-Chip Relaxation Oscillator using Voltage Averaging Feedback with a Chopped Amplifier Yusuke Tokunaga, Shiro Sakiyama, Shiro Dosho (Panasonic Corp.) SDM2010-126 ICD2010-41 |
This paper describes the first achievement of over 20,000 quality factors among on-chip relaxation oscillators. The prop... [more] |
SDM2010-126 ICD2010-41 pp.11-16 |
SDM [detail] |
2008-11-13 13:10 |
Tokyo |
Kikai-Shinko-Kaikan Bldg. |
[Invited Talk]
Circuit designs of Analog Circuits in Advanced System LSIs Shiro Dosho, Shiro Sakiyama, Takashi Morie, Kazuo Matsukawa (Matsushita Electric Co. Ltd.) SDM2008-169 |
[more] |
SDM2008-169 pp.1-8 |
ICD, SDM |
2007-08-23 11:10 |
Hokkaido |
Kitami Institute of Technology |
Multiphase-Output Level Shift System used in Multiphase PLL for Low Power Application Akinori Matsumoto, Shiro Sakiyama, Yusuke Tokunaga, Takashi Morie, Shiro Dosho (Matsushita) SDM2007-146 ICD2007-74 |
Low power design is essential for mobile application. For a PLL with multiphase outputs, level shifter (LS), which conve... [more] |
SDM2007-146 ICD2007-74 pp.29-34 |
ICD, SDM |
2007-08-23 16:00 |
Hokkaido |
Kitami Institute of Technology |
[Panel Discussion]
Dynamic Voltage & Frequency Scaling ; A Key Technology for Deep Sub-100nm SoCs ! Tadayoshi Enomoto (Chuo Univ.), Naohiko Irie (Hitachi), Hiroshi Okano (Fujitsu), Shiro Sakiyama (Matsushita), Masakatsu Nakai (Sony), Koji Nii (Renesas Technology), Masahiro Nomura (NEC), Hiroyuki Mizuno (Hitachi) SDM2007-154 ICD2007-82 |
[more] |
SDM2007-154 ICD2007-82 pp.75-78 |
ICD |
2006-05-26 13:00 |
Hyogo |
Kobe University |
A PLL for a DVDx16 Write System with 63 Output Phases and 32ps Shiro Dosho, Shiro Sakiyama, Noriaki Takeda, Yusuke Tokunaga, Takashi Morie (Matsushita) |
[more] |
ICD2006-33 pp.65-70 |
ICD |
2006-05-26 13:30 |
Hyogo |
Kobe University |
A 0.03mm2 9mW Wide-Range Duty-Cycle-Correcting False-Lock-Free DLL with Fully Balanced Charge-Pump for DDR Interface Yusuke Tokunaga, Shiro Sakiyama, Shiro Dosho, Yasuyuki Doi (Matsushita Electric), Makoto Hattori (PSCST) |
[more] |
ICD2006-34 pp.71-75 |
|
|
|
Copyright and reproduction :
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
|
[Return to Top Page]
[Return to IEICE Web Page]
|