IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 10 of 10  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
AI 2017-11-24
Fukuoka   AI2017-7  [more] AI2017-7
AI 2016-12-09
Oita   A platform of sharing and recommending information at a local community area
Shiro Mise, Tsunenori Mine, Hiroyuki Nakamura (Kyushu Univ) AI2016-19
This paper presents "Ito-Campus-Life," a platform of sharing local community matters and recommended information among ... [more] AI2016-19
AI 2015-12-18
Okinawa   Development of Adaptive User Interface with transportation information system
Shiro Mise, Hiroyuki Nakamura, Tsunenori Mine (Kyushu Univ) AI2015-41
The transfer information systems make our lives be more confortable for using transportation. When we just input informa... [more] AI2015-41
KBSE 2011-09-21
Overseas Ocean Grand Hotel Jeju Exploring Unexpected Scenarios of Household Electrical Appliances with Problem Frames
Toshiro Mise, Masaaki Hashimoto, Keiichi Katamine (KIT), Takako Nakatani (Univ. of Tsukuba) KBSE2011-25
 [more] KBSE2011-25
KBSE 2011-03-10
Oita Beppu International Convention Center A Method to Analyze Failure Scenarios of Embedded Systems by Using Unexpected Phenomena
Toshiro Mise, Yasufumi Shinyashiki (Panasonic Electric Works), Keiichi Katamine, Masaaki Hashimoto (Kyusyu Inst. of Tech), Takako Nakatani (University of Tsukuba), Naoyasu Ubayashi (Kyushu University) KBSE2010-50
This paper describes an analysis matrix and its method for extracting failure scenarios named ESIM (Embedded System Impr... [more] KBSE2010-50
KBSE 2009-09-15
Overseas Hanoi University of Technology, Hanoi, Vietnam Formalization of Analysis Method of Unexpected Obstacles in Embedded Systems from the viewpoint of Qualitative Reasoning
Keiichi Katamine (Kyushu Inst. of Tech.), Yasufumi Shinyashiki, Toshiro Mise (Panasonic Electric Works Co., Ltd.), Takako Nakatani (Univ. of Tsukuba.), Naoyasu Ubayashi, Masaaki Hashimoto (Kyushu Inst. of Tech.) KBSE2009-27
This paper proposes a formalization for an analysis method of extracting unexpected obstacles in order to improve the qu... [more] KBSE2009-27
KBSE 2008-11-27
Fukuoka FIT Formalization for Integrating Information Flow Diagram and Analysis Matrix to Analyze Unexpected Obstacles in Embedded Systems
Tomio Inoue (Kyushu Institute of Technology), Toshiro Mise (Panasonic Electric Works Co., Ltd), Yasufumi Shinyashiki, Masaaki Hashimoto, Keiichi Katamine, Naoyasu Ubayashi (Kyushu Institute of Technology), Takako Nakatani (Tsukuba Univ.) KBSE2008-24
We can treat embedded systems as two aspects about unexpected obstacles such as the failure. One is a static side using ... [more] KBSE2008-24
KBSE 2007-11-19
Fukuoka Kyushu Sangyo University A Case Study and Discussion on a Requirement Analysis Method of Unexpected Obstacles in Embedded Software by Combining Information Flow Diagram with Analysis Matrix
Masaki Tanimoto, Toshiro Mise, Yasufumi Shinyashiki, Masaaki Hashimoto (KIT), Takako Nakatani (TUS), Naoyasu Ubayashi, Keiichi Katamine (KIT) KBSE2007-32
This paper describes a case study and discussion on a requirement analysis method of unexpected obstacles in embedded so... [more] KBSE2007-32
SS 2006-02-02
Fukuoka Fukuoka Laboratory for Emerging and Enabling Technology of SoC An analysis method of unexpected obstacles in embedded software by Information Flow Diagram
Hidehiro Kametani (KIT), Yasufumi Shinyashiki, Toshiro Mise (MEW), Masaaki Hashimoto, Naoyasu Ubayashi, Keiichi Katamine (KIT), Takako Nakatani (S-Lagoon)
This paper proposes an analysis method of unexpected obstacles in embedded software by using diagrams on which informati... [more] SS2005-76
KBSE 2004-11-18
Kagoshima Kagoshima Univ. An Analysis of Information Flow Graph based on Conceptual Model of Exceptions in Embedded Software
Hisanori Hatanaka (K.I.T.), Yasufumi Shinyashiki (Matsushita Electric Works, Co., Ltd. / K.I.T.), Toshiro Mise (Matsushita Electric Works System Solution, Co., Ltd. / K.I.T.), Hidehiro Kametani, Masaaki Hashimoto, Naoyasu Ubayashi, Keiichi Katamine (K.I.T.), Takako Nakatani (K.I.T / S-Lagoon Co., Ltd.)
 [more] KBSE2004-18
 Results 1 - 10 of 10  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan