IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 15 of 15  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC 2021-03-25
16:00
Online Online Optimizing Data Transfer between CPU and GPU in Model Parallel Training with Mesh TensorFlow
Hironori Yokote, Shinobu Miwa, Hayato Yamaki, Hiroki Honda (UEC)
 [more]
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC [detail] 2020-02-28
09:20
Kagoshima Yoron-cho Chuou-Kouminkan Implementation of Video Traffic Inspection Removal on Snort
Masanori Yuno, Hayato Yamaki, Shinobu Miwa, Hiroki Honda (UEC) CPSY2019-107 DC2019-113
 [more] CPSY2019-107 DC2019-113
pp.125-130
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC [detail] 2020-02-28
09:40
Kagoshima Yoron-cho Chuou-Kouminkan Improving Utilization Efficiency of Caches on DPI Devices for High-speed GZIP Decomposition
Yusuke Kurokawa, Hayato Yamaki, Shinobu Miwa, Hiroki Honda (UEC) CPSY2019-108 DC2019-114
 [more] CPSY2019-108 DC2019-114
pp.131-136
IN, IA
(Joint)
2019-12-20
11:10
Hiroshima Satellite Campus Hiroshima Video Flow Non-Mirroring for Reducing NIDS Load Using OpenFlow
Reo Takakura, Hayato Yamaki, Shinobu Miwa, Hiroki Honda (UEC) IA2019-57
 [more] IA2019-57
pp.51-56
IN, IA
(Joint)
2019-12-20
11:35
Hiroshima Satellite Campus Hiroshima Reducing Table Lookup Count for High-throughput and Low-energy Internet Routers
Soju Yamashita, Hayato Yamaki, Shinobu Miwa, Hiroki Honda (UEC) IA2019-58
 [more] IA2019-58
pp.57-62
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC [detail] 2018-03-07
16:35
Shimane Okinoshima Bunka-Kaikan Bldg. A System for Analyzing Memory Snapshot with NVDIMM
Masahito Misu, Shinobu Miwa, Hayato Yamaki, Hiroki Honda (UEC) CPSY2017-137 DC2017-93
Non-Volatile DIMM (NVDIMM), which has the speed comparable to DRAM DIMM, is lately available and being introduced into v... [more] CPSY2017-137 DC2017-93
pp.107-112
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC [detail] 2018-03-08
14:20
Shimane Okinoshima Bunka-Kaikan Bldg. A Study of Kernel Clustering for Reducing Memory Footprint of CNN
Yuki Matsui, Shinobu Miwa (UEC), Satoshi Shindo, Tomoaki Tsumura (NITech), Hayato Yamaki, Hiroki Honda (UEC) CPSY2017-140 DC2017-96
Convolutional Neural Network (CNN) is widely used in the field of image recognition due to the high recognition accuracy... [more] CPSY2017-140 DC2017-96
pp.185-190
ICD 2011-12-15
16:10
Osaka   [Poster Presentation] Sleep Depth Controlling for Run-Time Leakage Power Saving
Seidai Takeda, Shinobu Miwa, Hiroshi Nakamura (Tokyo Univ.) ICD2011-114
Since process technology has been in deep sub-micron era, leakage power dissipation is one of major concerns, and its re... [more] ICD2011-114
p.69
CPSY 2011-10-21
10:10
Hyogo   A Thread Migration Method on CMP with Data Migration Methods.
Kouichi Sumizaki (Univ. Tokyo), Hiroshi Sasaki (Kyushu Univ.), Shinobu Miwa, Hiroshi Nakamura (Univ. Tokyo) CPSY2011-27
To improve total throughput, data migration methods were proposed for caches on CMPs with NoC. It allocates datum into
... [more]
CPSY2011-27
pp.13-18
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2009-12-03
14:45
Kochi Kochi City Culture-Plaza Protocol for Expansion of Hardware in a Scalable FPGA System
Hironori Nakajo, Ryuichi Sakamoto, Shinobu Miwa (TUAT)
In this presentation, we have proposed a mechanism to expand hardware in the Scalable FPGA system which has been current... [more]
ICD, IPSJ-ARC, IPSJ-EMB 2009-01-14
13:15
Osaka Shoushin Kaikan Feasibility of an Embedded Virtual Machine under Parallel or Distributed Processing Environment
Hirofumi Yano, Masaki Nakanishi, Shinobu Miwa, Hironori Nakajo (Tokyo Univ. of Agriculture and Tech.)
 [more] ICD2008-142
pp.75-80
ICD, IPSJ-ARC 2008-05-13
09:00
Tokyo   Branch Target Predictor Utilizing Context Base Value Predictor
Tetsurou Hirashima (NRI), Hajime Shimada (Kyoto Univ.), Shinobu Miwa (TUAT), Shinji Tomita (Kyoto Univ.)
A control dependency is one of the factor which limits instruction level parallelism. To alleviate limitation from the c... [more] ICD2008-17
pp.1-6
RECONF, CPSY, VLD, IPSJ-SLDM 2008-01-17
10:40
Kanagawa Hiyoshi Campus, Keio University Development of Parallel Volume Rendering Accelerator VisA and its Preliminary Implementation
Takahiro Kawahara, Shinobu Miwa, Hajime Shimada (Kyoto Univ.), Shin-ichiro Mori (Univ. of Fukui), Shinji Tomita (Kyoto Univ.) VLD2007-122 CPSY2007-65 RECONF2007-68
We are developing the parallel volume rendering accelerator VisA.VisA communicates with one-way link over DVI-D which is... [more] VLD2007-122 CPSY2007-65 RECONF2007-68
pp.25-30
ICD, IPSJ-ARC 2007-06-01
14:15
Kanagawa   The Dynamic Instruction Scheduler for ALU Cascading
Kosuke Ogata, Jun Yao, Shinobu Miwa, Hajime Shimada, Shinji Tomita (Kyoto Univ.)
 [more] ICD2007-32
pp.91-96
RECONF, CPSY, VLD, IPSJ-SLDM 2006-01-18
14:30
Kanagawa   A Parallel Volume Rendering System implemented with High-Speed DVI Link
Dai Okamura, Yusuke Noda, Shinobu Miwa, Hajime Shimada (Kyoto Univ), Yasuhiko Nakashima (Kyoto Univ/JST), Shin-ichiro Mori, Shinji Tomita (Kyoto Univ)
(Advance abstract in Japanese is available) [more] VLD2005-104 CPSY2005-60 RECONF2005-93
pp.43-46
 Results 1 - 15 of 15  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan