ken-system: - All Technical Committee Conferences

IEICE Technical Committee Submission System
Conference Schedule

Online Proceedings
[Sign in]
Tech. Rep. Archives

[Japanese] / [English]

(

Committee/Place/Topics

) --Press->

(

Paper Keywords: / Column:Title Auth. Affi. Abst. Keyword

) --Press->

All Technical Committee Conferences (Searched in: All Years)

Search Results: Conference Papers

Conference Papers (Available on Advance Programs) (Sort by: Date Descending)

Committee	Date Time	Place	Paper Title / Authors	Abstract	Paper #
CPSY, DC, IPSJ-SLDM, IPSJ-EMB [detail]	2011-03-18 11:20	Okinawa	Design Method of Easily Testable Parallel Adders under Delay Constraints Shinichi Fujii (Nagoya Univ.), Naofumi Takagi (Kyoto Univ.) CPSY2010-75 DC2010-74	Recently, with the development of VLSI design and manufacturing technology, the scale of integrated circuits on a VLSI c... [more]	CPSY2010-75 DC2010-74 pp.57-62
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-UBI, IPSJ-MBL [detail]	2010-03-28 14:35	Tokyo	A consideration of synthesis methods for easily testable parallel prefix adders Shinichi Fujii, Naofumi Takagi (Nagoya Univ.) CPSY2009-93 DC2009-90	Previously, synthesis methods of parallel prefix adders have been proposed. These methods primarily use circuit area and... [more]	CPSY2009-93 DC2009-90 pp.489-493

Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan