IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 9件中 1~9件目  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
Tokyo Gakushuin University Conditions for equivalence of magic state distillation protocols in prime dimension at least 5
Yasuhiro Kondo, Ryuhei Mori (Tokyo Tech)
Magic state distillation protocol is necessary for quantum fault-tolerant computation.
There are two well-known methods... [more]

Fukuoka Kyushu University, Chikushi Campus Exponential-Time Quantum Algorithm for Graph Coloring Problem
Kazuya Shimizu, Ryuhei Mori (TiTech)
In this work, we show an exponential-time quantum algorithm for the graph k-coloring problem, which is one of the well-k... [more]
ISEC, COMP 2017-12-22
Kochi Eikokuji Campus, Kochi University of Technology [Invited Talk]
Ryuhei Mori (Tokyo Tech) ISEC2017-87 COMP2017-41
 [more] ISEC2017-87 COMP2017-41
Ibaraki KEK Kobayashi-hall Optimality of the three-input majority function on XOR games with nonlocal boxes
Ryuhei Mori (Tokyo Tech.)
EID, SDM 2015-12-14
Kyoto Ryukoku University, Avanti Kyoto Hall Operation verification of neural network using a simplified element by FPGA
Nao Nakamura, Ryuhei Morita, Yuki Koga, Hiroki Nakanishi, Sumio Sugisaki, Tomoharu Yokoyama, Koki Watada, Tokiyoshi Matsuda, Mutsumi Kimura (Ryukoku Univ.) EID2015-23 SDM2015-106
Neural networks are those that aim to realize advanced information processing functions of the brain and nervous system ... [more] EID2015-23 SDM2015-106
EID, SDM 2015-12-14
Kyoto Ryukoku University, Avanti Kyoto Hall Research and development of cellular neural network with a simplified structure -- Operation verification by FPGA and variable resistance --
Hiroki Nakanishi, Ryuhei Morita, Yuki Koga, Nao Nakamura, Sumio Sugisaki, Tomoharu Yokoyama, Koki Watada, Tokiyoshi Matsuda, Mutsumi Kimura (Ryukoku Univ) EID2015-24 SDM2015-107
 [more] EID2015-24 SDM2015-107
COMP 2013-06-24
Nara Nara Women's University Bethe Approximation, Loop Series and Partition Function Zeros
Ryuhei Mori (Tokyo Inst. of Tech.) COMP2013-21
Recently, Weitz showed the novel method of self-avoiding tree yielding fully polynomial-time approximation scheme (FPTAS... [more] COMP2013-21
RECONF 2011-05-12
Hokkaido Hokkaido Univ. (Faculty of Eng., B3 Bldg.) Design and Implementation of a Portable Framework for PCI Express Interface
Shoichi Igarashi, Ryuhei Morita, Yuichi Okuyama (Univ. of Aizu), Tsuyoshi Hamada (Nagasaki Univ.), Junji Kitamichi, Kenichi Kuroda (Univ. of Aizu) RECONF2011-8
In this paper, we propose a portable framework for PCI Express interface. The proposed framework provides DMA transfer a... [more] RECONF2011-8
IT 2010-09-22
Miyagi Tohoku Gakuin University [Invited Talk] On polar codes
Ryuhei Mori (Kyoto Univ.) IT2010-41
Polar codes are channel codes which achieve symmetric capacity with low encoding and decoding complexity. In this note, ... [more] IT2010-41
 9件中 1~9件目  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : 以上の論文すべての著作権はIEICEに帰属します.(許諾番号:10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)

[Return to Top Page]

[Return to IEICE Web Page]

The Institute of Electronics, Information and Communication Engineers (IEICE), Japan