IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 20 of 27  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
SITE, ISEC, LOIS 2021-11-12
14:50
Online Online A Study of Deep Learning based Side-Channel Analysis on Lightweight Cryptography GIMLI-AEAD
Keigo Ito, Akira Ito, Rei Ueno (Tohoku Univ.), Kazuhide Fukushima, Shinsaku Kiyomoto (KDDI Research Inc.), Naofumi Homma (Tohoku Univ.)
(To be available after the conference date) [more]
HWS, ICD [detail] 2021-10-19
10:25
Online Online A Deep-Learning Based Single-Trace Side-Channel Attack on Tamper-Resistant CRT-RSA Software
Kotaro Saito, Akira Ito, Rei Ueno, Naofumi Homma (Tohoku Univ.) HWS2021-42 ICD2021-16
This paper proposes a deep-learning based single-trace side-channel attack on CRT-RSA software implementation secure aga... [more] HWS2021-42 ICD2021-16
pp.7-12
HWS, ICD [detail] 2021-10-19
13:30
Online Online Design of NTT Hardware Based on K-RED for Lattice-Based Cryptography
Yuma Itabashi, Rei Ueno, Naofumi Homma (Tohoku Univ.) HWS2021-46 ICD2021-20
This paper presents an efficient hardware that efficiently performs Number Theoretic Transform(NTT) which is a dominant ... [more] HWS2021-46 ICD2021-20
pp.26-31
BioX, ISEC, SITE, ICSS, EMM, HWS, IPSJ-CSEC, IPSJ-SPT [detail] 2021-07-19
14:20
Online Online Design of Fp2 Multiplier Datapath Based on Parallelized QP Montgomery Multiplication for Application to Isogeny-based Cryptography
Rei Ueno (Tohoku Univ./JST PRESTO), Naofumi Homma (Tohoku Univ.) ISEC2021-12 SITE2021-6 BioX2021-13 HWS2021-12 ICSS2021-17 EMM2021-17
 [more] ISEC2021-12 SITE2021-6 BioX2021-13 HWS2021-12 ICSS2021-17 EMM2021-17
pp.14-19
BioX, ISEC, SITE, ICSS, EMM, HWS, IPSJ-CSEC, IPSJ-SPT [detail] 2021-07-20
14:25
Online Online Deep-Learning Based Side-Channel Analysis on Cryptographic Hardware with Masking Countermeasure
Kenta Kojima, Akira Ito, Rei Ueno, Naofumi Homma (Tohoku Univ.) ISEC2021-23 SITE2021-17 BioX2021-24 HWS2021-23 ICSS2021-28 EMM2021-28
 [more] ISEC2021-23 SITE2021-17 BioX2021-24 HWS2021-23 ICSS2021-28 EMM2021-28
pp.80-85
HWS 2021-04-12
10:00
Tokyo Tokyo University/Online
(Primary: On-site, Secondary: Online)
Design and Evaluation of High Speed Hardware of Isogeny-based Cryptography Using Residue Number System
Rei Ueno, Naofumi Homma (Tohoku Univ.) HWS2021-1
 [more] HWS2021-1
pp.1-6
HWS 2021-04-12
13:00
Tokyo Tokyo University/Online
(Primary: On-site, Secondary: Online)
[Invited Talk] Rejection Sampling Schemes for Extracting Uniform Distribution from Biased PUFs (from CHES 2020)
Rei Ueno, Kohei Kazumori, Naofumi Homma (Tohoku Univ.) HWS2021-5
 [more] HWS2021-5
p.25
HWS 2021-04-12
14:40
Tokyo Tokyo University/Online
(Primary: On-site, Secondary: Online)
On the Performance Evaluation of Deep-Learning Based Side-Channel Attacks
Akira Ito, Rei Ueno, Naofumi Homma (Tohoku Univ.) HWS2021-8
This paper presents a method for estimating the lower bound of success rate (SR) and the upper bound of guessing entropy... [more] HWS2021-8
pp.33-38
HWS, VLD [detail] 2021-03-04
13:25
Online Online A Low-Latency Memory Encryption Scheme with Tweakable Block Cipher and Its Hardware Design
Maya Oda, Rei Ueno, Naofumi Homma (Tohoku Univ.), Akiko Inoue, Kazuhiko Minematsu (NEC) VLD2020-83 HWS2020-58
In this paper, we propose a highly efficient memory protection method based on the Tweakable block cipher (TBC). The lat... [more] VLD2020-83 HWS2020-58
pp.85-90
HWS, VLD [detail] 2021-03-04
13:50
Online Online Design and Evaluation of Efficient AES S-box Hardware with Optimization of Linear Mappings
Ayano Nakashima, Rei Ueno, Naofumi Homma (Tohoku Univ.) VLD2020-84 HWS2020-59
This paper presents a new AES S-Box hardware design based on the optimization of linear mappings by combining multiplica... [more] VLD2020-84 HWS2020-59
pp.91-96
ICD, HWS [detail] 2020-10-26
13:00
Online Online Design of Efficient AES Hardware with Immediately Fault Detection Capability
Yusuke Yagyu, Rei Ueno, Naofumi Homma (Tohoku Univ.) HWS2020-31 ICD2020-20
This paper presents an efficient AES encryption/decryption hardware architecture
with a fault detection scheme.
The pr... [more]
HWS2020-31 ICD2020-20
pp.36-41
ICD, HWS [detail] 2020-10-26
16:25
Online Online A Detection Method for Hardware Trojans Inserted into Cryptographic Hardware Netlists
Akira Ito, Rei Ueno, Naofumi Homma (Tohoku Univ.) HWS2020-38 ICD2020-27
 [more] HWS2020-38 ICD2020-27
pp.77-82
SITE, ISEC, HWS, EMM, BioX, IPSJ-CSEC, IPSJ-SPT, ICSS [detail] 2020-07-20
13:50
Online Online Side Channel Attack on CRT-RSA Using Sliding Window with Exponent Blinding
Soki Osawa, Rei Ueno, Naofumi Homma (Tohoku Univ.) ISEC2020-20 SITE2020-17 BioX2020-23 HWS2020-13 ICSS2020-7 EMM2020-17
This paper presents a side-channel attack on CRT-RSA. Some open-source cryptographic libraries (e.g.,
Libgcrypt) employ... [more]
ISEC2020-20 SITE2020-17 BioX2020-23 HWS2020-13 ICSS2020-7 EMM2020-17
pp.39-45
SITE, ISEC, HWS, EMM, BioX, IPSJ-CSEC, IPSJ-SPT, ICSS [detail] 2020-07-20
16:35
Online Online A Study on Construction of Probablistic Homomorphic Encryption Using Stochastic Computing.
Ryusuke Koseki, Rei Ueno, Naofumi Homma (Tohoku Univ.) ISEC2020-23 SITE2020-20 BioX2020-26 HWS2020-16 ICSS2020-10 EMM2020-20
In this paper, we describe a construct and evaluation of probabilistic homomorphic encryption (PHE)scheme. PHE is const... [more] ISEC2020-23 SITE2020-20 BioX2020-26 HWS2020-16 ICSS2020-10 EMM2020-20
pp.61-67
SITE, ISEC, HWS, EMM, BioX, IPSJ-CSEC, IPSJ-SPT, ICSS [detail] 2020-07-21
11:15
Online Online Side-channel Analysis on Message Authentication Code for Controller Area Network
Kensei Nagato, Ville Yli-Mayry, Rei Ueno (Tohoku Univ.), Tsuyoshi Toyama, Hisashi Oguma (TOYOTA), Naohumi Homma (Tohoku Univ.) ISEC2020-27 SITE2020-24 BioX2020-30 HWS2020-20 ICSS2020-14 EMM2020-24
 [more] ISEC2020-27 SITE2020-24 BioX2020-30 HWS2020-20 ICSS2020-14 EMM2020-24
pp.87-92
HWS 2020-04-07 Online Online EM Analysis Attack on FPGA implementation of Binarized Neural Network
Ville Yli-Mayry, Akira Ito, Rei Ueno (Tohoku Univ.), Shivam Bhasin (Nanyang Technological Univ.), Dirmanto Jap (Nanyang Technological University), Naofumi Homma (Tohoku Univ.) HWS2020-5
 [more] HWS2020-5
pp.25-28
HWS, ICD [detail] 2019-11-01
13:50
Osaka DNP Namba SS Bld. A Study on Correlation Electromagnetics Analysis on Pairing-based Cryptographic Hardware of Unified Hardware
Yuma Kadowaki, Rei Ueno, Ville Yli-Mäyry (Tohoku Univ.), Daisuke Fujimoto, Yuichi Hayashi (NAIST), Makoto Nagata (Kobe Univ.), Makoto Ikeda (UT), Tsutomu Matsumto (YNU), Naofumi Homma (Tohoku Univ.) HWS2019-59 ICD2019-20
 [more] HWS2019-59 ICD2019-20
pp.13-18
HWS, ICD [detail] 2019-11-01
14:15
Osaka DNP Namba SS Bld. A Design of Isogeny-Based Cryptographic Hardware Architecture Using Residue Number System
Shuto Funakoshi, Rei Ueno, Naofumi Homma (Tohoku Univ.) HWS2019-60 ICD2019-21
In this paper, we will propose an efficient hardware architecture of isogeny-based cryptography. The proposed architectu... [more] HWS2019-60 ICD2019-21
pp.19-24
ISEC, SITE, ICSS, EMM, HWS, BioX, IPSJ-CSEC, IPSJ-SPT [detail] 2019-07-23
13:10
Kochi Kochi University of Technology A Formal Approach to Verifying Trojan-freeness of Cryptographic Circuits Based on Galois-Field Arithmetic
Akira Ito, Rei Ueno, Naofumi Homma (Tohoku Univ.) ISEC2019-26 SITE2019-20 BioX2019-18 HWS2019-21 ICSS2019-24 EMM2019-29
This paper proposes a formal method for verifying whether Hardware Trojan (HT) exists or not (i.e., HT-freeness) in cryp... [more] ISEC2019-26 SITE2019-20 BioX2019-18 HWS2019-21 ICSS2019-24 EMM2019-29
pp.133-138
ISEC, SITE, ICSS, EMM, HWS, BioX, IPSJ-CSEC, IPSJ-SPT [detail] 2019-07-24
14:10
Kochi Kochi University of Technology Design of Highly Efficient AES Hardware Architectures Based on Multiplicative-Offset
Rei Ueno (Tohoku Univ.), Sumio Morioka (IST), Noriyuki Miura, Kohei Matsuda, Makoto Nagata (Kobe Univ.), Shivam Bhasin (NTU), Yves Mathieu, Tarik Graba, Jean-Luc Danger (TPT), Naofumi Homma (Tohoku Univ.) ISEC2019-58 SITE2019-52 BioX2019-50 HWS2019-53 ICSS2019-56 EMM2019-61
This paper presents high throughput/gate hardware architectures. In order to achieve a high area-time efficiency, the pr... [more] ISEC2019-58 SITE2019-52 BioX2019-50 HWS2019-53 ICSS2019-56 EMM2019-61
pp.375-382
 Results 1 - 20 of 27  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan