|
|
All Technical Committee Conferences (Searched in: All Years)
|
|
Search Results: Conference Papers |
Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM (Joint) [detail] |
2008-11-18 10:30 |
Fukuoka |
Kitakyushu Science and Research Park |
A Two-level Cache and Scratch Pad Memory Simulation for Embedded Systems Nobuaki Tojo, Nozomu Togawa, Masao Yanagisawa, Tatsuo Ohtsuki (Waseda Univ.) VLD2008-76 DC2008-44 |
In an embedded system where a single application or a class of applications are repeatedly executed on a processor, its ... [more] |
VLD2008-76 DC2008-44 pp.97-102 |
RECONF, CPSY, VLD, IPSJ-SLDM |
2008-01-17 15:35 |
Kanagawa |
Hiyoshi Campus, Keio University |
An L1 Data Cache Optimization Algorithm for Application Processor Cores Nobuaki Tojo, Nozomu Togawa, Masao Yanagisawa, Tatsuo Ohtsuki (Waseda Univ.) VLD2007-131 CPSY2007-74 RECONF2007-77 |
One major factor in improving the performance of embedded processors is the use of data and instruction caches.
In this... [more] |
VLD2007-131 CPSY2007-74 RECONF2007-77 pp.77-82 |
|
|
|
Copyright and reproduction :
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
|
[Return to Top Page]
[Return to IEICE Web Page]
|