|
|
All Technical Committee Conferences (Searched in: All Years)
|
|
Search Results: Conference Papers |
Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
CPSY, DC, IPSJ-ARC [detail] |
2018-06-15 15:00 |
Yamagata |
Takamiya Rurikura Resort |
Detecting Directory Traversal using String Wise Information Tracking Fumichika Tanaka, Mizuki Miyanaga, Hidetsugu Irie, Shuichi Sakai (Utokyo) CPSY2018-11 DC2018-11 |
[more] |
CPSY2018-11 DC2018-11 pp.137-142 |
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC [detail] |
2017-03-09 15:30 |
Okinawa |
Kumejima Island |
Approach to Direct Memory Access for Tamper Resistant System using Secure Processor Rihito Suzuki, Takuya Kajiwara, Mizuki Miyanaga, Hidetsugu Irie, Shuichi Sakai (UTokyo) CPSY2016-138 DC2016-84 |
In an environment using secure processor to support secure program execution, because of its integrity check mechanism, ... [more] |
CPSY2016-138 DC2016-84 pp.39-44 |
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC [detail] |
2017-03-10 11:20 |
Okinawa |
Kumejima Island |
Detectiong Zero-day attacks by SWIFT Nobuo Shimada, Hiroki Taniai, Mizuki Miyanaga, Hidetsugu Irie, Shuichi Sakai (UTokyo) CPSY2016-149 DC2016-95 |
In recent years, malicious users attack injection vulnerability injection in web application. DTP has been established t... [more] |
CPSY2016-149 DC2016-95 pp.321-326 |
CPSY, IPSJ-ARC |
2016-10-06 10:00 |
Chiba |
Makuhari-messe |
[Poster Presentation]
Multi-Processor System Design with Secure Processors Takuya Kajiwara, Mizuki Miyanaga, Hidetsugu Irie, Shuichi Sakai (UTokyo) CPSY2016-43 |
A secure processor enables secure computing
by protecting data from malicious users by encryption
of data and integri... [more] |
CPSY2016-43 pp.7-10 |
CPSY, DC, IPSJ-SLDM, IPSJ-EMB, IPSJ-ARC (Joint) [detail] |
2016-03-24 15:40 |
Nagasaki |
Fukue Bunka Hall/Rodou Fukushi Center |
Design and Implementation of VM Secure Processor for Cloud Forensics Takuya Chida, Hiroki Taniai, Mizuki Miyanaga, Hidetsugu Irie, Shuichi Sakai (UTokyo) CPSY2015-143 DC2015-97 |
(To be available after the conference date) [more] |
CPSY2015-143 DC2015-97 pp.115-120 |
CPSY, IPSJ-ARC |
2015-10-08 10:00 |
Chiba |
Makuhari-messe |
[Poster Presentation]
Performance and Resource Balanced Memory Monitoring Method for Virtual Machine Introspection Takuya Okamoto, Takuya Chida, Mizuki Miyanaga, Hidetsugu Irie, Shuichi Sakai (The Univ. of Tokyo) CPSY2015-57 |
Virtual machine introspection (VMI) is a technique that monitoring program introspects virtual machines' (VM) hardware s... [more] |
CPSY2015-57 pp.59-61 |
|
|
|
Copyright and reproduction :
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
|
[Return to Top Page]
[Return to IEICE Web Page]
|