IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
... (for ESS/CS/ES/ISS)
Tech. Rep. Archives
... (for ES/CS)
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 30件中 1~20件目  /  [Next]  
Committee Date Time Place Paper Title / Authors Abstract Paper #
ICD, CPSY 2016-12-15
15:30
Tokyo Tokyo Institute of Technology [Poster Presentation] Pressure Sensor for Artificial Knee Joint Replacement
Fumika Tanabe, Shusuke Yoshimoto, Yuki Noda, Teppei Araki, Takafumi Uemura, Yoshinori Takeuchi, Masaharu Imai, Tsuyoshi Sekitani (Osaka Univ.) ICD2016-62 CPSY2016-68
 [more] ICD2016-62 CPSY2016-68
p.43
SIS 2016-03-10
11:30
Tokyo Tokyo City Univ. Arrhythmia Detection based on deformable model of ECG
Yuuka Hirao, Jaehoon Yu, Yoshinori Takeuchi, Masaharu Imai (Osaka Univ.) SIS2015-52
In treatment for heart disease, it is important to detect arrhythmia in early stage. For this purpose,
it is necessary ... [more]
SIS2015-52
pp.25-30
VLD 2016-03-01
13:30
Okinawa Okinawa Seinen Kaikan [Invited Talk] VLSI Technology for Embedded Systems in the More than Moore Era -- Focusing on Leading Edge Medical Applications --
Masaharu Imai, Yoshinori Takeuchi (Osaka Univ.) VLD2015-125
 [more] VLD2015-125
p.85
CAS, SIP, MSS, VLD, SIS [detail] 2014-07-09
15:50
Hokkaido Hokkaido University high speed super-resolution based on compressed sensing
Tomohiro Yamashita, Jaehoon Yu, Yoshinori Takeuchi, Masaharu Imai (Osaka Univ.) CAS2014-16 VLD2014-25 SIP2014-37 MSS2014-16 SIS2014-16
This paper proposes a speed-up superresolution(SR) method based on
compressed sensing, where SR is a class of technique... [more]
CAS2014-16 VLD2014-25 SIP2014-37 MSS2014-16 SIS2014-16
pp.75-80
IN, IA
(Joint)
2013-12-19
10:45
Hiroshima Hiroshima City Univ. A New Routing Method Using by Available Bandwidth and Multiple Routing Tables
Takahiro Imamura, Masaharu Imai, Yoshio Sugizaki, Osamu Mizuno, Koichi Asatani (Kogakuin Univ.) IN2013-99
 [more] IN2013-99
pp.1-6
MW
(Workshop)
2012-08-08
- 2012-08-10
Overseas Chulalongkorn University, Bangkok, Thailand [Invited Talk] Instruction Set Architecture for Extended Hamming Code with Small Energy Consumption
Takashi Hamabe, Yoshinori Takeuchi, Masaharu Imai (Osaka Univ.)
Energy reduction of error control of wireless communication is indispensable to tiny embedded systems powered by small b... [more]
NS, OCS, PN
(Joint)
2012-06-22
17:25
Yamagata Yamagata Univ. Proposal for End-to-End Available Bandwidth Estimation Method Using RTT and Its Applicability to Real Networks
Masaharu Imai, Takayuki Ozawa, Yoshio Sugizaki, Osamu Mizuno, Koichi Asatani (Kogakuin Univ.) NS2012-43
(Advance abstract in Japanese is available) [more] NS2012-43
pp.79-84
IPSJ-SLDM, VLD 2012-05-30
14:30
Fukuoka Kitakyushu International Conference Center Task Allocation Optimization Method Using SA Method to Automatically Set Starting Temperature for Multi-Processor System
Yuichiro Yanabu, Keishi Sakanushi, Yoshinori Takeuchi, Masaharu Imai (Osaka Univ.) VLD2012-1
Recently, Multi-Processor System is widely used for huge applications such as image and multimedia processing. To reduce... [more] VLD2012-1
pp.1-6
CS 2011-11-17
10:00
Hokkaido Hokkaido Kawayu Hot Spring Proposal and Experimental Evaluation for Available Bandwidth Estimation Method Using RTT for Bottleneck Link on Multi-Hop links
Masaharu Imai, Yoshio Sugizaki, Osamu Mizuno, Koichi Asatani (Kogakuin Univ.) CS2011-51
 [more] CS2011-51
pp.25-30
CPSY, DC, IPSJ-SLDM, IPSJ-EMB [detail] 2011-03-19
14:45
Okinawa   Parallel C code generation from Simulink models
Takahiro Kumura (NEC/Osaka Univ.), Masato Edahiro, Yuichi Nakamura (NEC), Nagisa Ishiura (Kwansei Gakuin Univ.), Yoshinori Takeuchi, Masaharu Imai (Osaka Univ.) CPSY2010-80 DC2010-79
This paper proposes a method to generate parallel C code from
models developed on the Simulink which is a model-based
... [more]
CPSY2010-80 DC2010-79
pp.303-308
CQ, MVE, IE
(Joint) [detail]
2011-03-08
15:45
Nagasaki Yasuragi IOUJIMA Evaluation on Proposed Available Bandwidth Estimation Method for Bottleneck Link in Multi hop links Using RTT
Masaharu Imai (Kogakuin Univ.), Hiromu Masui (Kogakuin Univ), Yoshio Sugizaki (Kogakuin Univ.), Osamu Mizuno, Koichi Asatani (Kogakuin Univ) CQ2010-82
Many available bandwidth estimation methods by end hosts have been proposed. Such methods as SLoPS using probe pakckets ... [more] CQ2010-82
pp.87-92
RECONF, VLD, CPSY, IPSJ-SLDM [detail] 2011-01-17
15:25
Kanagawa Keio Univ (Hiyoshi Campus) Automatic Retargeting of Binutils and GDB Based on Plug-in Method
Soichiro Taga (Kwansei Gakuin Univ.), Takahiro Kumura (NEC/Osaka Univ.), Nagisa Ishiura (Kwansei Gakuin Univ.), Yoshinori Takeuchi, Masaharu Imai (Osaka Univ.) VLD2010-95 CPSY2010-50 RECONF2010-64
This paper proposes a method of automatic retargeting of software development tools based on a plug-in method. The plug-... [more] VLD2010-95 CPSY2010-50 RECONF2010-64
pp.69-74
VLD, IPSJ-SLDM 2010-05-20
10:25
Fukuoka Kitakyushu International Conference Center Implementation of error correction method on small area and low power consumption processor for the capsular detrusor pressure measurement system
Hiroki Ohsawa, Tomohiro Kondo, Hirofumi Iwato, Keishi Sakanushi, Yoshinori Takeuchi, Masaharu Imai (Osaka Univ.) VLD2010-6
Our research group is developing a capsular detrusor pressure measurement system.
In this system, communication errors ... [more]
VLD2010-6
pp.49-54
VLD 2010-03-12
10:00
Okinawa   Software Development Tool Generation Method Suitable for Instruction Set Extension of Embedded Processors
Takahiro Kumura (NEC/Osaka Univ.), Soichiro Taga, Nagisa Ishiura (Kwansei Gakuin Univ.), Yoshinori Takeuchi, Masaharu Imai (Osaka Univ.) VLD2009-120
This paper proposes a method of software development tool generation suitable for instruction set extension of existing ... [more] VLD2009-120
pp.127-132
VLD 2009-09-25
10:25
Osaka Osaka University Triage Device Slightly Injured Person in Disaster Medical Assistant Network
Keishi Sakanushi, Akihito Hiromori (Osaka Univ/JST), Taichiro Imamura, Junya Okamoto (Osaka Univ), Takuji Hieda, Yoshinori Takeuchi, Masaharu Imai (Osaka Univ/JST), Junji Kitamichi (Osaka Univ), Teruo Higashino (Osaka Univ/JST) VLD2009-37
 [more] VLD2009-37
pp.45-50
VLD 2009-03-11
10:30
Okinawa   Optimum Code Scheduling for VLIW DSP SPXK5 considering Conditional Execution
Tetsuya Yamamoto, Nagisa Ishiura (Kwansei Gakuin Univ.), Takahiro Kumura, Masao Ikekawa (NEC), Masaharu Imai (Osaka Univ.) VLD2008-126
This article presents an optimum code scheduling method for digital signal processor SPXK5 taking account of its archite... [more] VLD2008-126
pp.1-6
RECONF, CPSY, VLD, IPSJ-SLDM 2008-01-17
16:50
Kanagawa Hiyoshi Campus, Keio University VLIW Extension of Software Development Environment Construction Tool ArchC
Takanori Morimoto (Kwansei Gakuin Univ.), Takahiro Kumura (NEC), Nagisa Ishiura (Kwansei Gakuin Univ.), Masao Ikekawa (NEC), Masaharu Imai (Osaka Univ.) VLD2007-134 CPSY2007-77 RECONF2007-80
ArchC is a C++/SystemC-based open-source software,which generates software development environments (consisting of Binut... [more] VLD2007-134 CPSY2007-77 RECONF2007-80
pp.95-100
VLD, CPSY, RECONF, DC, IPSJ-SLDM, IPSJ-ARC
(Joint) [detail]
2007-11-22
10:30
Fukuoka Kitakyushu International Conference Center Highly Extensible Base Processors for Short-term ASIP Design
Hirofumi Iwato, Takuji Hieda, Hiroaki Tanaka (Osaka Univ.), Jun Sato (Tsuruoka NCT), Keishi Sakanushi, Yoshinori Takeuchi, Masaharu Imai (Osaka Univ.) VLD2007-92 DC2007-47
ASIPs (Application Specific Instruction-set Processors) are embbeded processors
whose architectures are customized for... [more]
VLD2007-92 DC2007-47
pp.19-24
VLD, CPSY, RECONF, DC, IPSJ-SLDM, IPSJ-ARC
(Joint) [detail]
2007-11-22
15:20
Fukuoka Kitakyushu International Conference Center Retargetable Linear Assembler for VLIW Processor
Satoshi Nogaito, Nagisa Ishiura (Kwansei Gakuin Univ.), Masaharu Imai (Osaka Univ.) VLD2007-103 DC2007-58
This paper proposes a retargetable linear assembler
as a software development tool for custom VLIW processors.
The ret... [more]
VLD2007-103 DC2007-58
pp.85-90
VLD, CPSY, RECONF, DC, IPSJ-SLDM, IPSJ-ARC
(Joint) [detail]
2007-11-22
15:45
Fukuoka Kitakyushu International Conference Center Memory Assignment Method Considering Orders of Operands for Massively Parallel Fine-grained SIMD Processor
Akira Kobashi, Ittetsu Taniguchi, Hiroaki Tanaka, Keishi Sakanushi, Yoshinori Takeuchi, Masaharu Imai (Osaka Univ.), Kiyoshi Nakata (Renesas) VLD2007-104 DC2007-59
In recent years, spread of data intensive multimedia applications equires high-performance in embedded systems.
Massiv... [more]
VLD2007-104 DC2007-59
pp.91-96
 30件中 1~20件目  /  [Next]  
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (No. 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan