IEICE Technical Committee Submission System
Conference Schedule
Online Proceedings
[Sign in]
Tech. Rep. Archives
    [Japanese] / [English] 
( Committee/Place/Topics  ) --Press->
 
( Paper Keywords:  /  Column:Title Auth. Affi. Abst. Keyword ) --Press->

All Technical Committee Conferences  (All Years)

Search Results: Conference Papers
 Conference Papers (Available on Advance Programs)  (Sort by: Date Descending)
 Results 1 - 7 of 7  /   
Committee Date Time Place Paper Title / Authors Abstract Paper #
HCS 2018-01-27
14:50
Kagoshima Daiichi Institute of Technology Proposal of the teaching material to enhance the hand dexterity of kindergarten children
Yukiko Nishinohira (Saga Univ.), Eiyu Hironaka (Sono Kindergarten), Chika Oshima, Koichi Nakayama (Saga Univ.) HCS2017-90
(To be available after the conference date) [more] HCS2017-90
pp.137-142
VLD 2014-03-04
14:40
Okinawa Okinawa Seinen Kaikan Self-Aligned Double and Quadruple Patterning-Aware Grid Routing
Chikaaki Kodama (Toshiba), Hirotaka Ichikawa (Toshiba Microelectronics), Fumiharu Nakajima, Koichi Nakayama, Shigeki Nojima, Toshiya Kotani (Toshiba) VLD2013-151
Self-Aligned Double and Quadruple Patterning (SADP, SAQP) are leading candidates for sub-$20~nm$ and sub-$14~nm$ node an... [more] VLD2013-151
pp.99-104
VLD, DC, IPSJ-SLDM, CPSY, RECONF, ICD, CPM
(Joint) [detail]
2011-11-29
13:00
Miyazaki NewWelCity Miyazaki Layout Methodology for Self-Alinged Double Patterning
Chikaaki Kodama, Koichi Nakayama, Toshiya Kotani, Shigeki Nojima, Shoji Mimotogi, Shinji Miyamoto (Toshiba) VLD2011-76 DC2011-52
We propose a new layout method for the damascene process of
self-aligned double patterning (SADP).
In this method, w... [more]
VLD2011-76 DC2011-52
pp.141-146
CAS 2010-01-28
15:25
Kyoto Kyoudai-Kaikan Bldg. Suppression of Power-supply-voltage Fluctuation on System LSIs using Power Gating technique
Ken-ichi Kawasaki, Koichi Nakayama, Satoshi Tanabe, Hisanori Fujisawa (Fujitsu Lab.) CAS2009-69
A power gating technique minimizing the area overhead of power switches was developed for low power SOCs.
The amount of... [more]
CAS2009-69
pp.31-36
HIP 2009-06-15
10:00
Hokkaido Hokkaido University Estimation of hardness discriminability using a portable haptic device
Koichi Nakayama, Hiroshi Ando (NICT) HIP2009-48
Our research goal is to develop a new portable haptic device. We constructed a system that synchronizes three dimensiona... [more] HIP2009-48
pp.1-5
MVE, CQ
(Joint)
2009-01-15
15:00
Miyazaki Miyazaki Seagaia Resort Development and Psychological Evaluation of A Portable Haptic Device
Koichi Nakayama, Naomi Inoue (NICT/ATR) CQ2008-62 MVE2008-100
In this research, we are aiming at developing a portable haptic device that presents the feeling of hardness to bare fin... [more] CQ2008-62 MVE2008-100
pp.17-22(CQ), pp.23-28(MVE)
ICD, SDM 2008-07-18
09:50
Tokyo Kikai-Shinko-Kaikan Bldg. A Sub-μs Wake-up Time Power Gating Technique with Bypass Power Line for Rush Current Support
Koichi Nakayama, Ken-ichi Kawasaki, Tetsuyoshi Shiota, Atsuki Inoue (Fujitsu Lab.) SDM2008-141 ICD2008-51
A sub-$\micro$s wake-up power gating technique was developed for low power SOCs. It uses two types of power switches and... [more] SDM2008-141 ICD2008-51
pp.77-82
 Results 1 - 7 of 7  /   
Choose a download format for default settings. [NEW !!]
Text format pLaTeX format CSV format BibTeX format
Copyright and reproduction : All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)


[Return to Top Page]

[Return to IEICE Web Page]


The Institute of Electronics, Information and Communication Engineers (IEICE), Japan