|
|
All Technical Committee Conferences (Searched in: All Years)
|
|
Search Results: Conference Papers |
Conference Papers (Available on Advance Programs) (Sort by: Date Descending) |
|
Committee |
Date Time |
Place |
Paper Title / Authors |
Abstract |
Paper # |
CPSY, IPSJ-EMB, IPSJ-SLDM, DC [detail] |
2015-03-06 14:50 |
Kagoshima |
|
A Resource Utilization Aware Method to Improve Throughput on RMT Processor Taro Murata, Kensuke Kaneda, Masayoshi Takasu, Keigo Mizotani, Yusuke Hatori, Nobuyuki Yamasaki (Keio Univ.) CPSY2014-166 DC2014-92 |
SMT (Simultaneous MultiThreading) architecture is suitable for embedded processors which have area
constraints, it is b... [more] |
CPSY2014-166 DC2014-92 pp.25-30 |
VLD, CPSY, RECONF, IPSJ-SLDM [detail] |
2012-01-25 13:55 |
Kanagawa |
Hiyoshi Campus, Keio University |
An IPC Control Mechanism for Real-Time Processing on a Prioritized SMT Processor Kensuke Kaneda, Kohei Matsumoto, Nobuyuki Yamasaki (Keio Univ) VLD2011-97 CPSY2011-60 RECONF2011-56 |
Although the SMT processor which performs two or more threads simultaneously can improve total throughput, the execution... [more] |
VLD2011-97 CPSY2011-60 RECONF2011-56 pp.37-42 |
|
|
|
Copyright and reproduction :
All rights are reserved and no part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopy, recording, or any information storage and retrieval system, without permission in writing from the publisher. Notwithstanding, instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. (License No.: 10GA0019/12GB0052/13GB0056/17GB0034/18GB0034)
|
[Return to Top Page]
[Return to IEICE Web Page]
|